about summary refs log tree commit diff stats
Commit message (Expand)AuthorAgeFilesLines
...
* [RV64_DYNAREC] Fixed a 16bit SHR pastpath edge case (#2251)Yang Liu2025-01-111-3/+7
* [BOX32][WRAPPER] Added 1 32bits function to libcptitSeb2025-01-111-1/+1
* [BOX32] Improved elf memory managment for 32bits processptitSeb2025-01-117-20/+34
* [RV64_DYNAREC] Disabled dynamic sew on MOVDQA as a workaround (#2249)Yang Liu2025-01-101-2/+2
* [SIGNAL][RV64] Added special unaligned cases handling (#2248)Yang Liu2025-01-101-1/+45
* [ARM64_DYNAREC] Reworked a bit DB / 7 opcodeptitSeb2025-01-101-56/+50
* [INTERPRETER] Small cosmetic fix for D2LD helper functionptitSeb2025-01-101-3/+3
* [USAGE] Added some missing settings in documentationptitSeb2025-01-102-0/+20
* [ARM64_DYNAREC] Fixed SQXT(U)N printerptitSeb2025-01-101-1/+1
* Don't try to use free a custom block if init is not doneptitSeb2025-01-101-1/+1
* Creating an emu structure for a thread will use a minimal stack now ([BOX32] ...ptitSeb2025-01-101-12/+7
* [BOX32] Better handling of pthread_mutexptitSeb2025-01-101-3/+3
* [RV64_DYNAREC] Fixed MOVMSKPS RVV 1.0 path (#2246)Yang Liu2025-01-091-1/+1
* [BOX32][WRAPPER] Added support of BOX64_MAXCPU in 32bits wrapped SDL2ptitSeb2025-01-096-1/+19
* [WRAPPER] Added support of BOX64_MAXCPU in wrapped SDL2, plus some various ot...ptitSeb2025-01-094-3/+22
* [RV64_DYNAREC] Fixed some typos (#2244)xctan2025-01-092-4/+4
* [ARM64_DYNAREC] Small fixes for some 8bits OR and XOR opcodes on regs with no...ptitSeb2025-01-081-4/+4
* [ARM64_DYNAREC] Small fix for 80 /4 opcode on regs with no flags (should help...ptitSeb2025-01-081-1/+2
* [INTERPRETER] Removed some useless tests on x87 compptitSeb2025-01-081-8/+0
* Port rounding of some x87 instructions from Box86 (#2242)Hagb (Junyu Guo 郭俊余)2025-01-0821-24/+1361
* [ARM64_DYNAREC] Remove bloated x87 comp codeptitSeb2025-01-0815-76/+30
* Updated 32bits test19 tooptitSeb2025-01-083-238/+972
* [INTERPRETER] Improved x87 emulation a bit ([ARM64_DYNAREC] too)ptitSeb2025-01-0810-907/+600
* [WRAPPED] Added monstartup (#2241)Leslie Zhai2025-01-081-1/+5
* [ARM64_DYNAREC] Added FCMEQ printerptitSeb2025-01-072-2/+8
* [ARM64_DYNAREC]Small optimisation for 8bits and 16bits NOT opcode on registerptitSeb2025-01-073-6/+21
* Small fix to program break trackingptitSeb2025-01-071-1/+1
* Trace program program to not allocate memory over there (help TalosPrinciple2...ptitSeb2025-01-071-0/+20
* [TRACE] Small change in Double segfault traceptitSeb2025-01-071-2/+12
* [ARM64_DYNAREC] Small optim to 8bits AND opcodes with constant and without flagsptitSeb2025-01-071-7/+31
* [ARM64_DYNAREC] Optimized 8bits XOR when no flags is neededptitSeb2025-01-071-15/+56
* [ARM64_DYNAREC] Optimized 8bits OR when no flags is neededptitSeb2025-01-072-15/+77
* [BOX32] Use 32bits malloc when building LinkMaplibptitSeb2025-01-061-7/+7
* [BOX32][WRAPPER] Added a few more 32bts wrapped functions to libc and libresolvptitSeb2025-01-067-14/+19
* [INTERPRETER] Added a check of CS validity on IRET opcodeptitSeb2025-01-061-27/+41
* [BOX32] Fixed some signature issues with wrapped libXrenderptitSeb2025-01-068-48/+151
* [WRAPPED] Added xdr_string and xdr_free (#2235)Leslie Zhai2025-01-061-2/+2
* Fix crash with incorrect argv[0]: rewrite it only if "box64" is present (#2233)ValdikSS2025-01-061-3/+8
* [DYNAREC] Imroved log on signal and flags/sse info gathering. [ARM64_DYNAREC]...ptitSeb2025-01-056-180/+54
* [INTERPRETER] Added a few more cpu extension and associated opcodes ([ARM64_D...ptitSeb2025-01-055-4/+115
* [ARM64_DYNAREC] Added a new emiterptitSeb2025-01-051-0/+1
* [ARM64_DYNAREC] Small improvments on (V)PMOVMSKB opcodesptitSeb2025-01-052-18/+11
* Document `BOX64_ARG0` argv[0] rewriting variable (#2234)ValdikSS2025-01-051-0/+5
* [ARM64_DYNAREC] Small optim on specific case of XOR with -1 constptitSeb2025-01-041-2/+6
* [INTERPRETER] Fixed opcode name in commentptitSeb2025-01-041-1/+1
* [ARM64_DYNAREC] Don't simplify flags for add rsp, const when safeflags=2 is usedptitSeb2025-01-041-1/+1
* [ARM64_DYNAREC] Small improvment on edge cases double to int x87 conversionsptitSeb2025-01-042-15/+28
* [DYNAREC] Appended instruction name to symbol (#2228)Leslie Zhai2025-01-036-7/+7
* [ARM64_DYNAREC] Small fixes to sse info retreiving on signalptitSeb2025-01-021-3/+2
* [ARM64_DYNAREC] Fixed native flags with signal, and added sse handlingptitSeb2025-01-022-17/+54