about summary refs log tree commit diff stats
Commit message (Collapse)AuthorAgeFilesLines
...
* [ARM64_DYNAREC] Fixed handling of YMM0 on forward jumpptitSeb2024-06-023-3/+7
|
* [COSIM] Fixed YMM handling in cosim, seems to work better nowptitSeb2024-06-023-1/+16
|
* [ARM64_DYNAREC] Added AVX.66.0F 60-63/67-6A/71 opcodesptitSeb2024-06-021-4/+163
|
* [ARM64_DYNAREC] Don't use fix scratch for x87 conversion, it might conflict ↵ptitSeb2024-06-023-17/+36
| | | | with YMM handling
* [INTERPRETER] Small cosmetic changes on raz of ymmptitSeb2024-06-021-9/+9
|
* [COSIM] Improved reliability with AVX (but there is still something wrong there)ptitSeb2024-06-022-14/+15
|
* [INTERPRETER] Added FMA cpu extension (linked to BOX64_AVX=2)ptitSeb2024-06-023-2/+449
|
* [ARM64_DYNAREC] Fixed YMM COSIM refreshing on each stepsptitSeb2024-06-021-3/+3
|
* [COSIM] Fixed issue with YMM printing on differenceptitSeb2024-06-021-1/+1
|
* [LA64_DYNAREC] Added more opcodes (#1549)Yang Liu2024-06-0210-0/+655
| | | | | * [LA64_DYNAREC] Added more opcodes * fastnan handling and fixed PALIGNR...
* [ARM64_DYNAREC] Added AVX.66.0F3A 21 and fixed a bunch of issuesptitSeb2024-06-025-21/+62
|
* [INTERPRETER] Small fixes for some rare case of AES with serc==destptitSeb2024-06-021-19/+19
|
* [LA64_DYNAREC] Added more opcodes and fixed ADC opcode (#1548)Yang Liu2024-06-013-19/+67
|
* [ARM64_DYNAREC] Added AVX.F2.0F 58-5A/5C-5F opcodesptitSeb2024-06-011-0/+123
|
* [ARM64_DYNAREC] Added AVX.66.0F C4/C5/D7 opcodesptitSeb2024-06-012-0/+81
|
* [ARM64_DYNAREC] Added BMI.F2.0F38 F7 opcodeptitSeb2024-06-011-0/+9
|
* [ARM64_DYNAREC] Added AVX.66.0F 10-17/29/29/2B/2E/2F/54-59/74-76/7E opcodesptitSeb2024-06-012-2/+325
|
* [ARM64_DYNAREC] Added AVX.0F 28/29/2B/2E/2F/54-56/5A-5F opcodes, plus ↵ptitSeb2024-06-013-7/+201
| | | | various small fixes
* [INTERP] Rework on the 16b emulation for LA64 (#1547)Yang Liu2024-06-014-32/+34
| | | | | * [INTERP] Rework on the 16b emulation for LA64 * fix compiler issue
* [ARM64_DYNAREC] Added AVX.F3.0F 10-12/16/2A/2C/2D/58-5F opcodes, plus a few ↵ptitSeb2024-06-016-7/+299
| | | | other fixes
* [ARM64_DYNAREC] Added AVX.F2.0F 10-12/2A/2C/2D opcodesptitSeb2024-06-016-7/+206
|
* [ARM64_DYNAREC] Added a few 67 prefixed opcodesptitSeb2024-06-015-0/+182
|
* [ARM64_DYNAREC] Added ADX RORX opcodeptitSeb2024-06-014-0/+82
|
* [ARM64_DYNAREC] Added AVX.66.0F3A 38/39 opcodesptitSeb2024-06-011-2/+4
|
* [ARM64_DYNAREC] Added AVX.66.0F 72/7F/F8-FEptitSeb2024-06-012-0/+162
|
* [ARM64_DYNAREC] Added AVX.F3.0F 7E opcodeptitSeb2024-06-011-0/+15
|
* Detects extensions even if dynarec is disable at runtime (#1546)Yang Liu2024-06-011-2/+0
|
* [ARM64_DYNAREC] Added AVX.66.0F38 00/DC-DF opcodesptitSeb2024-06-013-21/+256
|
* [ARM64_DYNAREC] Fix issue with 66 0F 38 DC-DF when rare case of dest==srcptitSeb2024-06-011-8/+24
|
* [ARM64_DYNAREC] Added AVX.F3.0F 7F opcodeptitSeb2024-06-011-1/+24
|
* [ARM64_DYNAREC] Added a couple of AVX.66.0F3A opcodes, and fixed some ↵ptitSeb2024-06-016-4/+145
| | | | sse/avx function helpers
* [ARM64_DYNAREC] Added some AVX.66.0F opcodesptitSeb2024-06-012-1/+308
|
* [LA64_DYNAREC] Added LOCK CMPXCHG unaligned version (#1545)Yang Liu2024-06-012-3/+24
|
* [RV64_DYNAREC] Fixed LOCK CMPXCHG unaligned version (#1544)Yang Liu2024-06-011-4/+4
|
* [LA64_DYNAREC] Fixed 0F C2 CMPPS opcode (#1543)Yang Liu2024-05-311-8/+8
|
* [ARM64_DYNAREC] Added a bunch of AVX/BMI2/ADX opcodesptitSeb2024-05-319-20/+458
|
* [INTERPRETER] Added BMI1, BMI2 and ADX extensionsptitSeb2024-05-3119-23/+911
|
* [ARM64_DYNAREC] Some fixes to AVX opcodesptitSeb2024-05-315-10/+17
|
* [RV64_DYNAREC] Added more MMX opcodes and some optimizations too (#1542)xctan2024-05-313-15/+305
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F 38 06 PHSUBD opcode * [RV64_DYNAREC] Added 0F 38 07 PHSUBSW opcode * [RV64_DYNAREC] Added 0F 38 05 PHSUBW opcode * [RV64_DYNAREC] Added 0F C4 PINSRW opcode * [RV64_DYNAREC] Added 0F 38 04 PMADDUBSW opcode * [RV64_DYNAREC] Added 0F EE PMAXSW opcode * [RV64_DYNAREC] Optimized SSE packed min/max * [RV64_DYNAREC] Added 0F DE PMAXUB opcode * [RV64_DYNAREC] Added 0F EA PMINSW opcode * [RV64_DYNAREC] Added 0F DA PMINUB opcode * [RV64_DYNAREC] Optimized 0F D9 PSUBUSW opcode * [RV64_DYNAREC] Added 0F D7 PMOVMSKB opcode * [RV64_DYNAREC] Optimized (66) 0F D7 PMOVMSKB opcode * [RV64_DYNAREC] Switched to the simpler implementation for PMOVMSKB
* [ARM64_DYNBAREC] Added AVX.66.0F38 2C-2F opcodesptitSeb2024-05-304-1/+87
|
* [ARM64_DYNAREC] Added AVX.66.0F 64-66 opcodesptitSeb2024-05-301-0/+31
|
* [ARM64_DYNAREC] Fixed AVX.0F 12/13 opcodesptitSeb2024-05-301-6/+16
|
* [ARM64_DYNAREC] Added AVX.0F 10-13 opcodesptitSeb2024-05-301-0/+79
|
* [ARM64_DYNAREC] Added AVX.0F 14/15/77/AE opcodesptitSeb2024-05-301-0/+68
|
* [ARM64_DYNAREC] Added AVX.66.0F3A 15/16/17 opcodesptitSeb2024-05-302-1/+52
|
* [ARM64_DYNAREC] Added AVX.66.0F 6B opcodeptitSeb2024-05-301-0/+28
|
* [ARM64_DYNAREC] Added AVX.66.F3A 19 opcodes and some various avx helper fixesptitSeb2024-05-304-5/+36
|
* [ARM64_DYNAREC] Added AVX.66.0F 5B/6F opcodesptitSeb2024-05-304-4/+167
|
* [RV64_DYNAREC] Fixed buildptitSeb2024-05-301-1/+1
|
* [ARM64_DYNAREC] Added AVX.0F 58-59 opcodes, and fixed AVX.66.0F3A 18 opcodeptitSeb2024-05-303-4/+24
|