about summary refs log tree commit diff stats
path: root/src/dynarec (follow)
Commit message (Collapse)AuthorAgeFilesLines
...
* [DYNAREC] Small refactor on StrongMem emulator and lock prefixptitSeb2025-09-138-12/+8
|
* [RV64_DYNAREC] Added more scalar avx cmp opcodes (#3016)Yang Liu2025-09-112-0/+160
|
* [DYNAREC] Fully trust volatile metadata when they are present (fixes ↵ptitSeb2025-09-091-2/+2
| | | | Starfield freeze)
* [RV64_DYNAREC] Added more scalar avx opcodes (#3010)Yang Liu2025-09-092-0/+227
|
* [RV64_DYNAREC] Added more scalar avx opcodes and fixed a typo (#3009)Yang Liu2025-09-082-1/+40
|
* [ARM64_DYNAREC] A few minor fixes to some opcodesptitSeb2025-09-085-31/+26
|
* [ARM64_DYNAREC] Added some more UD handling in 64bits dynarecptitSeb2025-09-041-17/+167
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#3005)Yang Liu2025-09-041-0/+129
|
* [DYNAREC] Better handling of 32bits 2E & 36 prefix (silent some false ↵ptitSeb2025-09-031-2/+6
| | | | negative with Cosim on some multi-bytes NOP)
* [DYNAREC] Use a static array for preds temporary, like all the other dynarec ↵ptitSeb2025-09-031-7/+4
| | | | array
* [RV64_DYNAREC] Added 1 more scalar avx 0F opcode (#2994)Yang Liu2025-09-011-0/+47
|
* [RV64_DYNAREC] Added more scalar avx 0F opcodes (#2992)Yang Liu2025-09-012-4/+198
| | | | | * [RV64_DYNAREC] Added more scalar avx 0F opcodes * review
* [INTERP][DYNAREC] Aligned !fastnan handling of 0F 51/52 opcodes (#2989)Yang Liu2025-09-013-15/+52
| | | | | | | | | * [INTERP] Added !fastnan handling to some 0F opcodes * [RV64_DYNAREC] Fixed/refined !fastnan handling of some 0F opcodes * la64 * more fixes
* [LA64_DYNAREC] Fixed a typo in 0F 53 RCPPS opcode (#2991)Yang Liu2025-09-011-4/+3
|
* [LA64_DYNAREC] Fix 0f.A3 BT opcode, fix ALSL operand order. (#2988)phorcys2025-09-011-1/+1
| | | | | ALSL.D: tmp = (GR[rj][63:0]<<(sa2+1)) + GR[rk][63:0] GR[rd] = tmp[63:0]
* [ARM64_DYNAREC][TRACE] Fixed SWP B/H opcodes printerptitSeb2025-08-311-2/+2
|
* [ARM64_DYNAREC] Introduced a dynarec version of the UpdateFlags helper functionptitSeb2025-08-3014-26/+1183
|
* Fixed a misguarded box32 endif (#2982)Yang Liu2025-08-301-1/+1
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2980)Yang Liu2025-08-301-0/+270
|
* [LA64_DYNAREC] Fixed AVX VCVT[T]PS2DQ fastround path (#2979)Yang Liu2025-08-293-11/+19
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2978)Yang Liu2025-08-292-1/+179
|
* Improved handling of TF flagptitSeb2025-08-271-2/+7
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2975)Yang Liu2025-08-274-67/+176
| | | | | * [RV64_DYNAREC] Added more scalar avx opcodes * fix
* [RV64_DYNAREC] Added more scalar avx opcodes (#2974)Yang Liu2025-08-261-0/+601
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2973)Yang Liu2025-08-261-0/+97
| | | | | * [RV64_DYNAREC] Added more scalar avx opcodes * fix
* [RV64_DYNAREC] Added more scalar avx opcodes (#2971)Yang Liu2025-08-253-4/+571
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2970)Yang Liu2025-08-251-0/+171
|
* [RV64_DYNAREC] Added YMM0 placeholder for later optim (#2968)Yang Liu2025-08-247-241/+125
|
* [RV64_DYNAREC] Fixed scalar avx VCMPPD non-ymm case (#2966)Yang Liu2025-08-221-0/+4
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2965)Yang Liu2025-08-222-0/+516
|
* [ARM64_DYNAREC] Fixed an inst name typo (#2964)Yang Liu2025-08-221-1/+5
|
* [RV64_DYNAREC] Added scalar SSE 66 0F 3A 60/61/62 opcodes (#2963)Yang Liu2025-08-222-1/+123
| | | | | * [RV64_DYNAREC] Added scalar SSE 66 0F 3A 60/61/62 opcodes * [CI] Bump timeout
* [RV64_DYNAREC] Added more scalar avx 66 0F opcodes (#2960)Yang Liu2025-08-222-1/+226
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2961)Yang Liu2025-08-215-1/+105
|
* [RV64_DYNAREC] Fixed more scalar avx opcodes (#2959)Yang Liu2025-08-211-11/+9
| | | | | * [RV64_DYNAREC] Fixed more scalar avx opcodes * oops
* [RV64_DYNAREC] Fixed some scalar avx opcodes (#2956)Yang Liu2025-08-213-7/+12
|
* [RV64_DYNAREC] Added more scalar avx 66 0F3A opcodes (#2955)Yang Liu2025-08-211-0/+184
|
* [RV64_DYNAREC] Added more scalar avx 66 0F38 opcodes (#2954)Yang Liu2025-08-211-0/+389
| | | | | * [RV64_DYNAREC] Added more scalar avx 66 0F38 opcodes * fix
* [RV64_DYNAREC] Added more scaalr avx opcodes (#2952)Yang Liu2025-08-195-16/+163
|
* [RV64_DYNAREC] Added more scalar avx opcodes (#2951)Yang Liu2025-08-192-1/+193
|
* [RV64_DYNAREC] Added more avx scalar 66 0F38 opcodes (#2950)Yang Liu2025-08-193-65/+83
| | | | | * [RV64_DYNAREC] Added more avx scalar 66 0F38 opcodes * more
* [RV64_DYNAREC] Added a few more scalar AVX 66 0F38 opcodes (#2949)Yang Liu2025-08-187-42/+451
|
* [RV64_DYNAREC] Added scalar AVX VMOVDQA opcodes (#2948)Yang Liu2025-08-181-0/+42
|
* [RV64_DYNAREC] Added more scalar AVX opcodes (#2945)Yang Liu2025-08-182-2/+127
|
* [LA64_DYNAREC] Added more scalar AVX opcodes (#2943)Yang Liu2025-08-153-1/+130
|
* [RV64_DYNAREC] Added more scalar AVX VMOV opcodes (#2942)Yang Liu2025-08-154-1/+169
| | | | | * [RV64_DYNAREC] Added more scalar AVX VMOV opcodes * more
* [RV64_DYNAREC] Added scalar AVX VMOVSS opcodes (#2941)Yang Liu2025-08-152-2/+62
|
* [LA64_DYNAREC] Add la64 BMI/BMI2 ops. (#2933)phorcys2025-08-153-2/+233
| | | | | VEX.0F.38 BLSR, BLSMSK, BLSI, BZHI, BEXTR VEX.F2.0F.38 PDEP, MULX VEX.F3.0F.38 PEXT
* [RV64_DYNAREC] Fixed OF2 handling (#2937)Yang Liu2025-08-153-5/+4
|
* [DYNAREC] Fixed reading emu->df (#2936)Yang Liu2025-08-154-15/+15
|