about summary refs log tree commit diff stats
path: root/src/emu (follow)
Commit message (Collapse)AuthorAgeFilesLines
...
* [INTERPRETER] Added 64 EB opcode (for #1347)ptitSeb2024-03-081-0/+5
|
* POPF opcode should not overwrite IF bitptitSeb2024-03-081-1/+1
|
* [INTERPRETER] Added 66 64 0F 6F opcode (for #1349)ptitSeb2024-03-081-4/+12
|
* [INTERPRETER] Added 67 64 8F opcodes, and fixed 67 64 89/8B opcodesptitSeb2024-03-084-8/+80
|
* Added 1 more syscallptitSeb2024-03-071-0/+1
|
* [INTERPRETER] Generate a SIGILL when executing 3F opcode in 64bitsptitSeb2024-03-071-1/+1
|
* Added DF D0..D7 ([ARM64_DYNAREC] too)ptitSeb2024-03-041-0/+12
|
* [WRAPPER] Fixed a typo in the signature of my___libc_start_main (#1323)xctan2024-03-041-1/+1
|
* Added 64 66 0F 7F opcode ([ARM64_DYNAREC] too) (for #1320)ptitSeb2024-03-041-0/+8
|
* [LA64_DYNAREC] Adopt to ARM64 way of CALL/RET optim since there is a ↵Yang Liu2024-03-021-3/+0
| | | | dedicated register (#1309)
* Added 66 F8/F9 ([ARM64_DYNAREC] too)ptitSeb2024-03-011-0/+8
|
* [LONGAARCH] Renamed arch to LA64, as LA464 is code name for 3a5000, so that ↵ptitSeb2024-02-281-1/+1
| | | | way it's more generic (and sorry about that late minute change)
* LARCH64 dynarec (#1295)Haichen Wu2024-02-281-0/+3
| | | | | * LARCH64_DYNAREC dynarec * [LARCH64_DYNAREC] Change mapping for the registers
* [RV64_INTERP] Added TSC freq support (#1293)Yang Liu2024-02-281-15/+65
| | | | | * [RV64_INTERP] Added TSC freq support * Simplify
* [RV64_DYNAREC] Fixed RDTSC handling (#1291)Yang Liu2024-02-271-1/+5
| | | | | | | | | | | | | * [LIBWRAP] Fixed a typo in the clocksource wrapping * [RV64_DYNAREC] Added hardware timer support for RDTSC * [INTERP] Optmize RV64 ReadTSC using rdtime * [RV64_DYNAREC] Added 0F 01 F9 RDTSCP opcode * Fixed typo * Fixed another typo
* [ANDROID] Small change on my___libc_init signatureptitSeb2024-02-271-1/+1
|
* Added 1 more syscallptitSeb2024-02-271-0/+1
|
* [RV64_INTERP] Comply CMPXCHG16B with dynarec (#1288)Yang Liu2024-02-271-2/+18
|
* Added ability to staticaly build box64 (for #1045 and #310, maybe a few ↵ptitSeb2024-02-261-0/+22
| | | | others tickets)
* Added CA opcodeptitSeb2024-02-251-1/+14
|
* [32BITS] Added 0E opcode ([ARM64_DYNAREC] too)ptitSeb2024-02-241-0/+7
|
* Added 0F 01 F9 opcode ([ARM64_DYNAREC] tooptitSeb2024-02-241-2/+8
|
* Better handling of Hardware counter for rdtsc emulation (ARM64 only for ↵ptitSeb2024-02-231-8/+28
| | | | now), more cpuid leafs, and introduce BOX64_RDTSC env.var. with a profile that use it
* Added 67 FF /2 opcode ([ARM64_DYNAREC] too)ptitSeb2024-02-221-1/+14
|
* [INTERPRETER] Added CB opcodeptitSeb2024-02-221-0/+12
|
* [ARM64_DYNAREC] Added RCR 8bits with constant optimisation, and fixed RCL ↵ptitSeb2024-02-211-2/+13
| | | | 8bit with const
* [INTERPRETER] SHRD/SHLD with cnt==0 should not change flagsptitSeb2024-02-211-6/+18
|
* [ARM64] Used Hardware counter for RDTSC emulation ([ARM64_DYNAREC] too)ptitSeb2024-02-211-2/+6
|
* Small adjustment to flags computation on the AAA/AAS/AAD/AAM/DAA/DAS opcodesptitSeb2024-02-211-22/+20
|
* Small adjustment to one flags computationptitSeb2024-02-211-1/+1
|
* [INTERPRETER] Fix shl/sar/shr for large shft value on 8 and 16bits operationsptitSeb2024-02-203-206/+96
|
* [INTERPRETER] Added a few unaligned path for some F0 math opcodesptitSeb2024-02-171-3/+23
|
* Better handling of 26/2E/36/3E prefix on F0 prefixed opcode ([ARM64_DYNAREC] ↵ptitSeb2024-02-171-1/+2
| | | | too)
* Added 67 C6 opcode ([ARM64_DYNAREC] too)ptitSeb2024-02-171-0/+5
|
* [ELFLOADER] Huge refactor of elfloader and symbol resolution. Some more ↵ptitSeb2024-02-151-1/+1
| | | | cleaning need to be done, but that's a first step (should help #422, #360, #1046 and probably others)
* [CI] Add Android Tests (#1263)KreitinnSoftware2024-02-141-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * [CI] Add Android Tests * Remove a Build of Box64 that I placed and forgot to remove before * Fix some tests checking * Disable Test07 and Test17 for now * Comment set_tests_proprieties (I have forgotten) * Add mmx test and benchfloat for Android * Fix build for Clang-17 on non-Termux * Update NDK to 26b and add Termux Build/Testing * Revert to NDK 25b, something is wrong * Add -DTERMUX=1 to Termux Build * Add LD_LIBRARY_PATH for Termux Testing * Set LD_LIBRARY_PATH on QEMU_SET_ENV * Move data folder to current dir before testing on Termux * Copy Termux Data Libs for /data * Try to set QEMU_SET_ENV on GITHUB_ENV --------- Co-authored-by: Pablo Carlos <pablo@localhost.localdomain>
* [INTERPRETER] Improved FXAM handlingptitSeb2024-02-111-1/+1
|
* Added 0F 01 E0..E7 opcodes ([ARM64_DYNAREC] too)ptitSeb2024-02-101-0/+10
|
* Increased default size for number of elf in the tls dts zoneptitSeb2024-02-091-3/+5
|
* Added 1 syscallptitSeb2024-02-091-0/+4
|
* [DYNAREC_TEST] Have a proper TestEw that only copy/tests 2 bytes instead of 4ptitSeb2024-02-072-1/+14
|
* Reworked, again, exit processptitSeb2024-02-061-22/+22
|
* Changed a bit how SGDT/SIDT are faked ([ARM64_DYNAREC] too)ptitSeb2024-02-061-4/+10
|
* [INTERPRETER] CE opcode is only for 32bitsptitSeb2024-02-041-0/+4
|
* [INTERPRETER] Small D8..DF opcodes refactorptitSeb2024-02-048-288/+202
|
* [INTERPRETER] Improved 0F AE opcodesptitSeb2024-02-031-10/+15
|
* [X64EMU] Fix for linux clang (#1243)Lily2024-02-021-2/+2
|
* Fixed a warning on non-dynarec buildptitSeb2024-02-021-2/+0
|
* Added 0F 0E opcode support ([ARM64_DYNAREC] too)ptitSeb2024-02-011-0/+5
|
* [32BITS] Added 67 64 89 opcode ([ARM64_DYNAREC] too)ptitSeb2024-02-011-0/+7
|