about summary refs log tree commit diff stats
path: root/src/libtools/decopcode.c (unfollow)
Commit message (Expand)AuthorFilesLines
2025-02-11[ARM64_DYNAREC] Fixed wrong COUNT operand in VPSLL{W,D,Q} (#2344)wannacu1-12/+15
2025-02-11[LA64_DYNAREC] Added F3 0F 52 RSQRTSS opcode (#2343)Yang Liu1-0/+13
2025-02-11[ARM64_DYNAREC] Added code on safeflags=2 to check if SI/DI memory overlap on...ptitSeb2-1/+15
2025-02-11[LA64_DYNAREC] Added F2 0F 7D HSUBPS opcode (#2341)Yang Liu1-0/+11
2025-02-10[ARM64_DYNAREC] Some changes on shift opcode and OF handling, and added some ...ptitSeb2-31/+60
2025-02-10[ARM64_DYNAREC] Mostly cosmetic change on (I)DIV 8bits opcodeptitSeb1-35/+31
2025-02-10[LA64_DYNAREC] Added preliminary optimization for REP MOVSB (#2340)Yang Liu2-0/+28
2025-02-10[LA64_DYNAREC] Added more opcodes (#2339)Yang Liu6-2/+204
2025-02-09[DYNAREC] Fixed inst_size building that could be wrong when dynablock was sto...ptitSeb9-14/+17
2025-02-09[LA64_DYNREC] Added more opcodes (#2338)Yang Liu5-0/+82
2025-02-09[DYNAREC] Fixed diff logging prefix of pass2&3 (#2337)Yang Liu1-4/+4
2025-02-09[LA64_DYNAREC] Fixed newly added 66 0F BA /4 BT opcode (#2336)Yang Liu1-1/+5
2025-02-09[ARM64_DYNAREC] Fixed a potential segfault when signal happens while running ...ptitSeb1-0/+2
2025-02-08[LA64_DYNAREC] Added more opcodes (#2333)Yang Liu1-0/+11
2025-02-08[ARM64_DYNAREC] Minor simplifications with the usage of GETEX (#2332)Yang Liu1-14/+2
2025-02-08[RV64_DYNAREC] Minor fixes and improvements on various opcodes (#2331)Yang Liu2-29/+36
2025-02-08[LA64_DYNAREC] Added more opcodes (#2330)Yang Liu5-0/+178
2025-02-08[LA64_DYNAREC] Added more opcodes (#2328)Yang Liu3-0/+35
2025-02-08[RV64_DYNAREC] Added aligned optim case for REP MOVSB (#2327)Yang Liu4-1/+39
2025-02-08[ARM64_DYNAREC] Optimized unaligned path for REP MOVSBptitSeb1-1/+15
2025-02-08[ARM64_DYNAREC] Added more aligned optim cases for REP MOVSB (#2326)Yang Liu5-2/+19
2025-02-07[RCFILE] Fixed ROLLING_LOG when setup in a profile onlyptitSeb2-6/+13
2025-02-07[LA64_DYNAREC] Added more opcodes (#2324)Yang Liu2-0/+13
2025-02-07[LA64_DYNAREC] Added more opcodes (#2323)Yang Liu3-0/+30
2025-02-07[LA64_DYNAREC] Added more 66 0F 38 opcodes (#2322)Yang Liu1-0/+19
2025-02-07[LA64_DYNAREC] Fixed F3 0F MOVSLDUP opcode (#2321)Yang Liu1-1/+1
2025-02-07[RCFILE] Added a new profileptitSeb1-0/+4
2025-02-07[ARM64_DYNAREC] Optimized REP MOVSBptitSeb3-0/+57
2025-02-07[RV64_DYNAREC] Small optim to 64 A1/A3 opcodes (#2320)Yang Liu1-6/+12
2025-02-07[DYNAREC] Optimized grab_segdata calls on MODREG (#2319)Yang Liu13-126/+129
2025-02-07[LA64_DYNAREC] Added 64 88 MOV opcode (#2318)Yang Liu1-1/+34
2025-02-06[ARM64_DYNAREC] Small optims/fixes for a few F2 0F prefixed opcodesptitSeb1-6/+16
2025-02-06[ARM64_DYNAREC] Added a comment in emitter on FCMP behaviourptitSeb1-0/+3
2025-02-06[INTERPRETER] Small optim on HADDPS and HSUBPSptitSeb1-4/+2
2025-02-06[ARM64_DYNAREC] Fixed fstp long double when fastround==0ptitSeb3-5/+48
2025-02-06[RCFILE] Adjusted MALLOC_HACK to be an integer between 0 and 2 instead of a B...ptitSeb1-1/+1
2025-02-06[DOCS] Added per-file settings documentation (#2317)Yang Liu2-10/+66
2025-02-05[DYNAREC] Fixed a potential SEGFAULT in FindDynablockFromNativeAddress, and a...ptitSeb2-2/+8
2025-02-05[RCFILE] Added a new profileptitSeb1-0/+6
2025-02-05Remove memory location test for traping wine syscall, box64 doesn't need thatptitSeb1-1/+1
2025-02-04[DYNAREC] Fixed a rare issue when flags would not be computed on 1st opcode o...ptitSeb2-1/+11
2025-02-03[ARM64_DYNAREC] Reduce the number of false positive for DYNAREC_MISSING=1 by ...ptitSeb3-5/+8
2025-02-03[ARM64_DYNAREC] Optmized RCR Eb, CL, and fixed RCL Eb, CL opcodeptitSeb1-23/+40
2025-02-03[ARM64_DYNAREC] Optimized RCL Eb, CL opcodeptitSeb1-4/+33
2025-02-03[ARM64_DYNAREC] Added more details on Need optim message for easier grepptitSeb8-38/+38
2025-02-03[ARM64_DYNAREC] Small optims on a few 66 prefixed opcodesptitSeb2-16/+27
2025-02-02Added auto-generated x64Int3 printer (#2311)Yang Liu4-6/+6506
2025-02-02[ARM64_DYNAREC] Small improvment on 64 prefixed opcodesptitSeb5-120/+70
2025-02-02[COSIM] Don't do div by 0 signal on interpreter part when testingptitSeb1-0/+12
2025-02-02[COSIM] Reduce false negative on rcl/rcr OF flagptitSeb1-2/+10