about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Collapse)AuthorAgeFilesLines
...
* [DYNAREC] Mark existing block as dirty when re-creating a memory blockptitSeb2024-11-171-2/+11
|
* [TRACE] Use lower case hex on rbtreeptitSeb2024-11-171-6/+6
|
* [WRAPPER] Added 2 more wrapped function to libcrypto.so.3 (for #1271)ptitSeb2024-11-161-2/+2
|
* [WRAPPER][BOX32] Fixed a few wrapped functions (for hl2)ptitSeb2024-11-167-8/+22
|
* [ARM64_DYNAREC] Fixed potential issues with 0F A3/AB/B3/BB opcodesptitSeb2024-11-162-8/+13
|
* [INTERPRETER] Fixed potential issue with 0F A3 opcodeptitSeb2024-11-161-5/+5
|
* [ARM64_DYNAREC] Small optim in emit_sar8c helperptitSeb2024-11-161-2/+1
|
* Expose a few more CPU featuresptitSeb2024-11-161-0/+7
|
* Removed a debug leftoverptitSeb2024-11-161-1/+1
|
* Smal adjustment in singal handling for no-execution errorptitSeb2024-11-162-6/+7
|
* [WRAPPER] Fixed myStackAlignGVariantNew and refined the test too (#2038)Yang Liu2024-11-152-83/+34
|
* [ARM64_DYNAREC] Various fixes and improvments to a few random opcodesptitSeb2024-11-159-68/+161
|
* [DYNAREC] Zero'd upper 32bits of regs when switching to 32bits from 64bitsptitSeb2024-11-151-5/+18
|
* [INTERPRETER] Zero'd upper 32bits of regs when switching to 32bits from 64bitsptitSeb2024-11-151-21/+86
|
* [ARM64_DYNAREC] A few fixes to 8/16bits logic/math opcodesptitSeb2024-11-153-16/+16
|
* [TRACE] More info on signalptitSeb2024-11-151-3/+4
|
* [INTERPRETER] Some cleanup on base logic/math/shift operationsptitSeb2024-11-158-302/+233
|
* Added support for RDMSR, just in caseptitSeb2024-11-152-0/+8
|
* [ARM64_DYNAREC] Try to not call UpdateFlags when switching to a DFNONE state ↵ptitSeb2024-11-1510-3/+39
| | | | but dfnone is not needed
* [ARM64_DYNAREC] Very small change on on emit_rol32c helperptitSeb2024-11-151-1/+1
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2037)xctan2024-11-152-0/+119
| | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F 74-76 PCMPEQB/W/D opcodes * [RV64_DYNAREC] Added 0F 64-66 PCMPGTB/W/D opcodes * [RV64_DYNAREC] Added 0F E1-E2 PSRAW/D opcodes * [RV64_DYNAREC] Added 0F 6E MOVD opcode * [RV64_DYNAREC] Added 0F 73 /2 PSRLQ opcode * [RV64_DYNAREC] Added 0F 73 /6 PSLLQ opcode
* [ARM64_DYNAREC] Reworked 8/16/32/64bits TEST opcodesptitSeb2024-11-148-38/+236
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2035)xctan2024-11-141-0/+101
| | | | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F 68 PUNPCKHBW opcode * [RV64_DYNAREC] Added 0F 69 PUNPCKHWD opcode * [RV64_DYNAREC] Added 0F 6A PUNPCKHDQ opcode * [RV64_DYNAREC] Updated 0F 68-69 PUNPCKHBW/WD opcodes * [RV64_DYNAREC] Added 0F 60 PUNPCKLBW opcode * [RV64_DYNAREC] Added 0F 61 PUNPCKLWD opcode * [RV64_DYNAREC] Added 0F 62 PUNPCKLDQ opcode * [RV64_DYNAREC] Simplified MMX PUNPCK{L,H}{BW,WD,DQ}
* [DYNAREC] Added a experimental BOX64_DYNAREC_WEAKBARRIER option (#2033)Yang Liu2024-11-145-1/+28
| | | | | * [DYNAREC] Added a experimental BOX64_DYNAREC_WEAKBARRIER option * Added it to the RCFILE
* [ARM64_DYNAREC] Refactor 8/16/32/64bits CMP and REP CMPS/SCAS opcodesptitSeb2024-11-144-51/+115
|
* [LA64] Implement convert x64_va_list_t to sysv_varargs for float (#2025) (#2031)Leslie Zhai2024-11-143-3/+101
| | | | | | | | | * [LA64] Implement convert x64_va_list_t to sysv_varargs for float (#2025) * [LA64] Implement myStackAlignGVariantNew (#2025) * [LA64] Limit the log to LOG_DEBUG (#2055) * [LA64] Add missing file (#2025)
* [ARM64_DYNAREC] Some refactor on 8/16/32/64bits SHL/SHR/SAR opcodesptitSeb2024-11-143-79/+67
|
* [ARM64_DYNAREC] Minor change on 16bits neg opcodeptitSeb2024-11-141-2/+0
|
* [ARM64_DYNAREC] Some rework on 8/16/32/64 INC/DEC opcodesptitSeb2024-11-147-81/+36
|
* [ARM64_DYNAREC] Small optim for 8/16/32/64bits adc/sbb opcodesptitSeb2024-11-131-32/+22
|
* [ARM64_DYNAREC] Various small fixes for some 16bits math/logic opcodesptitSeb2024-11-136-36/+35
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2027)xctan2024-11-132-1/+79
| | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F D5 PMULLW opcode * [RV64_DYNAREC] Added 0F E5 PMULHW opcode * [RV64_DYNAREC] Added 0F F5 PMADDWD opcode * [RV64_DYNAREC] Added 0F 6B PACKSSDW opcode * [RV64_DYNAREC] Added 0F 63 PACKSSWB opcode * [RV64_DYNAREC] Added 0F 67 PACKUSWB opcode * [RV64_DYNAREC] Removed useless vsetvli in MMX PACKUSWB/SSWB/SSDW
* [ARM64_DYNAREC] Reworked 8/16/32/64bits XOR opcodesptitSeb2024-11-136-84/+63
|
* [ARM64_DYNAREC] Fixed previous commitptitSeb2024-11-133-46/+47
|
* [ARM64_DYNAREC] Reworked 8/16/32/64 OR opcodesptitSeb2024-11-136-76/+62
|
* [ARM64_DYNAREC] Reworked 8/16/32/64bits AND opcodesptitSeb2024-11-136-98/+94
|
* [ARM64_DYNAREC] Small change in sbb32 helperptitSeb2024-11-131-1/+1
|
* [WRAPPER] Added more callback slots for libwaylend-clientptitSeb2024-11-131-1/+6
|
* [ARM64_DYNAREC] Improved div/idiv opcode flags (non)handlingptitSeb2024-11-134-12/+60
|
* [RV64_DYNAREC] Prefer AMO* instructions over LR/SC when possible (#2028)Yang Liu2024-11-134-123/+87
| | | | | * [RV64_DYNAREC] Prefer AMO* instructions over LR/SC when possible * fixes
* [ARM64_DYNAREC] Improved 32/64bits imul/mul opcodes flags handlingptitSeb2024-11-134-100/+184
|
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2026)xctan2024-11-131-0/+131
| | | | | | | | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F F8-FB PSUBB/W/D/Q opcodes * [RV64_DYNAREC] Added 0F E8 PSUBSB opcode * [RV64_DYNAREC] Added 0F D8-D9 PSUBUSB/W opcodes * [RV64_DYNAREC] Added 0F F1-F3 PSLLW/D/Q opcodes * [RV64_DYNAREC] Added 0F E9 PSUBSW opcode * [RV64_DYNAREC] Added 0F EB POR opcode * [RV64_DYNAREC] Added 0F DB PAND opcode * [RV64_DYNAREC] Added 0F DF PANDN opcode * [RV64_DYNAREC] Added 0F EF PXOR opcode * [RV64_DYNAREC] Optimized rvv MMX PSLLW/D/Q
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2024)xctan2024-11-134-9/+103
| | | | | | | | | | | | | | | | | * [RV64_DYNAREC] Added 0F D1-D3 PSRLW/PSRLD/PSRLQ opcode * [RV64_DYNAREC] Added 0F EC PADDSB opcode * [RV64_DYNAREC] Added 0F DC-DD PADDUSB/PADDUSW opcode * [RV64_DYNAREC] Added 0F FC-FE PADDB/PADDW/PADDD opcodes * [RV64_DYNAREC] Added 0F ED PADDSW opcode * [RV64_DYNAREC] Added 0F 7F MOVQ opcode * [RV64_DYNAREC] Fixed some typos * [RV64_DYNAREC] Optimized RVV MMX PSRLW/D/Q to a mask-less version
* [RV64_DYNAREC] Made eflags emulation branchless with xtheadcondmov (#2019)Yang Liu2024-11-1113-447/+299
| | | | | * [RV64_DYNAREC] Made eflags emulation branchless with xtheadcondmov * more
* [RV64_DYNAREC] Added more MMX opcodes for vector (#2017)Yang Liu2024-11-113-4/+43
| | | | | * [RV64_DYNAREC] Added more MMX opcodes for vector * fixed
* [CORE][LA64] Check LASX and display its existence (#2016)Yang Liu2024-11-101-3/+3
|
* Preserve errno on mmap / munmap speicifc memory traqking operationsptitSeb2024-11-101-1/+5
|
* [WRAPPER] Added wrapped libXaw with new wrapperhelper (for #1990)ptitSeb2024-11-099-0/+330
|
* [DYNAREC] Small chnage o hotpage detection to make it less sensitiveptitSeb2024-11-091-2/+4
|
* [RCFILE] advertise that BOX64_DYNAREC_TEST=1 is appliedptitSeb2024-11-091-0/+1
|