From 9964a0d9e5b25bfe7e7a5773ef3da7c006a20c03 Mon Sep 17 00:00:00 2001 From: ptitSeb Date: Sat, 8 Apr 2023 13:28:21 +0200 Subject: [ARM64_DYNREC] Fixed (again) F2 0F E6 opcode --- src/dynarec/arm64/dynarec_arm64_f20f.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) (limited to 'src') diff --git a/src/dynarec/arm64/dynarec_arm64_f20f.c b/src/dynarec/arm64/dynarec_arm64_f20f.c index 9a6e15f1..976b4c52 100755 --- a/src/dynarec/arm64/dynarec_arm64_f20f.c +++ b/src/dynarec/arm64/dynarec_arm64_f20f.c @@ -437,7 +437,7 @@ uintptr_t dynarec64_F20F(dynarec_arm_t* dyn, uintptr_t addr, uintptr_t ip, int n MSR_fpsr(x5); ORRw_mask(x4, xZR, 1, 0); //0x80000000 d0 = fpu_get_scratch(dyn); - for(int i=1; i>=0; --i) { + for(int i=0; i<2; ++i) { BFCw(x5, FPSR_IOC, 1); // reset IOC bit MSR_fpsr(x5); if(i) { -- cgit 1.4.1