summary refs log tree commit diff stats
path: root/gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml
diff options
context:
space:
mode:
Diffstat (limited to 'gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml')
-rw-r--r--gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml40
1 files changed, 40 insertions, 0 deletions
diff --git a/gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml b/gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml
new file mode 100644
index 00000000..0d5cf080
--- /dev/null
+++ b/gitlab/issues/target_i386/host_missing/accel_TCG/2511.toml
@@ -0,0 +1,40 @@
+id = 2511
+title = "Regression 9.1.0rc2: target/i386/tcg/access.c:18: access_prepare_mmu: Assertion '...' failed."
+state = "closed"
+created_at = "2024-08-17T09:13:46.277Z"
+closed_at = "2024-08-21T05:08:10.955Z"
+labels = ["Closed::Fixed", "accel: TCG", "target: i386"]
+url = "https://gitlab.com/qemu-project/qemu/-/issues/2511"
+host-os = "Linux"
+host-arch = "x86_64"
+qemu-version = "QEMU emulator version 9.0.50 (v9.0.0-2240-g8b13106508-dirty)"
+guest-os = "Visopsys"
+guest-arch = "x86_64"
+description = """Executing QEMU command line crashes with 
+   ```
+qemu-system-x86_64: ../target/i386/tcg/access.c:18: access_prepare_mmu: Assertion `size > 0 && size <= TARGET_PAGE_SIZE' failed.
+   ```"""
+reproduce = """1. Download https://www.qemu-advent-calendar.org/2020/download/day07.tar.gz
+2. Execute with QEMU command line"""
+additional = """git bisect finishes with:
+   ```
+8b131065080af3cf2dda04e4e190c5a74fec2f31 is the first bad commit
+commit 8b131065080af3cf2dda04e4e190c5a74fec2f31
+Author: Paolo Bonzini <pbonzini@redhat.com>
+Date:   Tue Jun 18 09:13:49 2024 +0200
+
+    target/i386/tcg: use X86Access for TSS access
+    
+    This takes care of probing the vaddr range in advance, and is also faster
+    because it avoids repeated TLB lookups.  It also matches the Intel manual
+    better, as it says "Checks that the current (old) TSS, new TSS, and all
+    segment descriptors used in the task switch are paged into system memory";
+    note however that it's not clear how the processor checks for segment
+    descriptors, and this check is not included in the AMD manual.
+    
+    Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
+    Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
+
+ target/i386/tcg/seg_helper.c | 110 +++++++++++++++++++++++--------------------
+ 1 file changed, 58 insertions(+), 52 deletions(-)
+   ```"""