about summary refs log tree commit diff stats
path: root/test/arch/arm/sem.py
diff options
context:
space:
mode:
authorwoni <81616747+W0ni@users.noreply.github.com>2023-09-13 10:34:16 +0200
committerwoni <81616747+W0ni@users.noreply.github.com>2023-09-13 10:34:16 +0200
commit71e4e09da6816a72905adeea3c0864714353c406 (patch)
tree33ab1ef18c7004812373184fe7b24758e35ce0c1 /test/arch/arm/sem.py
parentbb53a4505ab43662d5ebb9349ecda93eacaa447c (diff)
downloadfocaccia-miasm-71e4e09da6816a72905adeea3c0864714353c406.tar.gz
focaccia-miasm-71e4e09da6816a72905adeea3c0864714353c406.zip
Fix disassembly bug
Diffstat (limited to 'test/arch/arm/sem.py')
-rwxr-xr-xtest/arch/arm/sem.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/test/arch/arm/sem.py b/test/arch/arm/sem.py
index a5b6d5eb..c80b471d 100755
--- a/test/arch/arm/sem.py
+++ b/test/arch/arm/sem.py
@@ -81,7 +81,7 @@ class TestARMSemantic(unittest.TestCase):
         self.assertEqual(
             compute('MOV R4, R4 LSR 31', {R4: 0xDEADBEEF, }), {R4: 0x00000001, })
         self.assertEqual(
-            compute('MOV R4, R4 LSR 32', {R4: 0xDEADBEEF, }), {R4: 0xDEADBEEF, })
+            compute('MOV R4, R4 LSR 32', {R4: 0xDEADBEEF, }), {R4: 0x0, })
         self.assertRaises(ValueError, compute, 'MOV R4, R4 LSR 33')
         self.assertEqual(
             compute('MOV R4, R4 LSR R5', {R4: 0xDEADBEEF, R5: 0xBADBAD01, }), {R4: 0x6F56DF77, R5: 0xBADBAD01, })
@@ -93,7 +93,7 @@ class TestARMSemantic(unittest.TestCase):
         self.assertEqual(
             compute('MOV R4, R4 ASR 31', {R4: 0xDEADBEEF, }), {R4: 0xFFFFFFFF, })
         self.assertEqual(
-            compute('MOV R4, R4 ASR 32', {R4: 0xDEADBEEF, }), {R4: 0xDEADBEEF, })
+            compute('MOV R4, R4 ASR 32', {R4: 0xDEADBEEF, }), {R4: 0xFFFFFFFF, })
         self.assertRaises(ValueError, compute, 'MOV R4, R4 ASR 33')
         self.assertEqual(
             compute('MOV R4, R4 ASR R5', {R4: 0xDEADBEEF, R5: 0xBADBAD01, }), {R4: 0xEF56DF77, R5: 0xBADBAD01, })