about summary refs log tree commit diff stats
path: root/miasm/arch
diff options
context:
space:
mode:
Diffstat (limited to 'miasm/arch')
-rw-r--r--miasm/arch/mep/regs.py2
-rw-r--r--miasm/arch/x86/sem.py2
2 files changed, 2 insertions, 2 deletions
diff --git a/miasm/arch/mep/regs.py b/miasm/arch/mep/regs.py
index b7fa2a78..be195b61 100644
--- a/miasm/arch/mep/regs.py
+++ b/miasm/arch/mep/regs.py
@@ -44,7 +44,7 @@ csr_names = ["PC", "LP", "SAR", "S3", "RPB", "RPE", "RPC", "HI", "LO",
 csr_exprs, csr_inits, csr_infos = gen_regs(csr_names, globals())
 
 # Define aliases to control/special registers
-PC = csr_exprs[0]  # Program Conter. On MeP, it is the special register R0
+PC = csr_exprs[0]  # Program Counter. On MeP, it is the special register R0
 LP = csr_exprs[1]  # Link Pointer. On MeP, it is the special register R1
 SAR = csr_exprs[2]  # Shift Amount Register. On MeP, it is the special register R2
 RPB = csr_exprs[4]  # Repeat Begin. On MeP, it is the special register R4
diff --git a/miasm/arch/x86/sem.py b/miasm/arch/x86/sem.py
index ffa2641c..81e45e7e 100644
--- a/miasm/arch/x86/sem.py
+++ b/miasm/arch/x86/sem.py
@@ -5057,7 +5057,7 @@ def ldmxcsr(ir, instr, dst):
 
 
 def _select4(src, control):
-    # Implementation inspired from Intel Intrisics Guide
+    # Implementation inspired from Intel Intrinsics Guide
     # @control is already resolved (was an immediate)
 
     if control == 0: