about summary refs log tree commit diff stats
path: root/miasm/ir/translators/z3_ir.py
diff options
context:
space:
mode:
Diffstat (limited to 'miasm/ir/translators/z3_ir.py')
-rw-r--r--miasm/ir/translators/z3_ir.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/miasm/ir/translators/z3_ir.py b/miasm/ir/translators/z3_ir.py
index 3452f162..1a36e94e 100644
--- a/miasm/ir/translators/z3_ir.py
+++ b/miasm/ir/translators/z3_ir.py
@@ -15,7 +15,7 @@ log.addHandler(console_handler)
 log.setLevel(logging.WARNING)
 
 class Z3Mem(object):
-    """Memory abstration for TranslatorZ3. Memory elements are only accessed,
+    """Memory abstraction for TranslatorZ3. Memory elements are only accessed,
     never written. To give a concrete value for a given memory cell in a solver,
     add "mem32.get(address, size) == <value>" constraints to your equation.
     The endianness of memory accesses is handled accordingly to the "endianness"
@@ -129,7 +129,7 @@ class TranslatorZ3(Translator):
         self.loc_db = loc_db
 
     def from_ExprInt(self, expr):
-        return z3.BitVecVal(expr.arg.arg, expr.size)
+        return z3.BitVecVal(int(expr), expr.size)
 
     def from_ExprId(self, expr):
         return z3.BitVec(str(expr), expr.size)