summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2017-02-28 13:01:50 +0000
committerPeter Maydell <peter.maydell@linaro.org>2017-02-28 13:01:50 +0000
commita57aaa4e746177ccb9cba1742e0ed31a45710d2a (patch)
tree50845292f64980fd9124ed8600dfd277655fa857
parent105d86ff38e81cde5ce56ee334186c2de6389dc0 (diff)
parent5ee4f3c2c750ce55f825116610beb3340daedeca (diff)
downloadfocaccia-qemu-a57aaa4e746177ccb9cba1742e0ed31a45710d2a.tar.gz
focaccia-qemu-a57aaa4e746177ccb9cba1742e0ed31a45710d2a.zip
Merge remote-tracking branch 'remotes/rth/tags/pull-axp-20170228' into staging
Enable MTTCG for Alpha guest

# gpg: Signature made Tue 28 Feb 2017 00:43:17 GMT
# gpg:                using RSA key 0xAD1270CC4DD0279B
# gpg: Good signature from "Richard Henderson <rth7680@gmail.com>"
# gpg:                 aka "Richard Henderson <rth@redhat.com>"
# gpg:                 aka "Richard Henderson <rth@twiddle.net>"
# Primary key fingerprint: 9CB1 8DDA F8E8 49AD 2AFC  16A4 AD12 70CC 4DD0 279B

* remotes/rth/tags/pull-axp-20170228:
  target/alpha: Enable MTTCG by default

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
-rwxr-xr-xconfigure1
-rw-r--r--target/alpha/cpu.h3
2 files changed, 4 insertions, 0 deletions
diff --git a/configure b/configure
index df58e91285..6c21975f02 100755
--- a/configure
+++ b/configure
@@ -5894,6 +5894,7 @@ case "$target_name" in
     TARGET_BASE_ARCH=i386
   ;;
   alpha)
+    mttcg="yes"
   ;;
   arm|armeb)
     TARGET_ARCH=arm
diff --git a/target/alpha/cpu.h b/target/alpha/cpu.h
index b08d1601d1..691ac00c0b 100644
--- a/target/alpha/cpu.h
+++ b/target/alpha/cpu.h
@@ -28,6 +28,9 @@
 
 #define CPUArchState struct CPUAlphaState
 
+/* Alpha processors have a weak memory model */
+#define TCG_GUEST_DEFAULT_MO      (0)
+
 #include "exec/cpu-defs.h"
 
 #include "fpu/softfloat.h"