summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-04-05 18:40:44 -0700
committerRichard Henderson <richard.henderson@linaro.org>2023-05-02 13:05:45 -0700
commitc6a98619f7179a3564008ea9c9b3672821a6812f (patch)
tree791332cd970b2be16e1fcafa4b578687ccb5b1fc
parent341ac0a05509de103f26e8819b5fecea887f5413 (diff)
downloadfocaccia-qemu-c6a98619f7179a3564008ea9c9b3672821a6812f.tar.gz
focaccia-qemu-c6a98619f7179a3564008ea9c9b3672821a6812f.zip
tcg/mips: Conditionalize tcg_out_exts_i32_i64
Since TCG_TYPE_I32 values are kept sign-extended in registers, we need not
extend if the register matches.  This is already relied upon by comparisons.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
-rw-r--r--tcg/mips/tcg-target.c.inc4
1 files changed, 3 insertions, 1 deletions
diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc
index 346c614354..a83ebe8729 100644
--- a/tcg/mips/tcg-target.c.inc
+++ b/tcg/mips/tcg-target.c.inc
@@ -582,7 +582,9 @@ static void tcg_out_ext32s(TCGContext *s, TCGReg rd, TCGReg rs)
 
 static void tcg_out_exts_i32_i64(TCGContext *s, TCGReg rd, TCGReg rs)
 {
-    tcg_out_ext32s(s, rd, rs);
+    if (rd != rs) {
+        tcg_out_ext32s(s, rd, rs);
+    }
 }
 
 static void tcg_out_extu_i32_i64(TCGContext *s, TCGReg rd, TCGReg rs)