summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorRebecca Cran <rebecca@nuviainc.com>2021-02-07 23:57:00 -0700
committerPeter Maydell <peter.maydell@linaro.org>2021-02-11 11:50:14 +0000
commit5385320c2b3183f2e18dbc55c23ecba9272500c2 (patch)
tree1873985688f0a99d6c3023819f9322eff4272c56
parent2bf1eff9e9125a3d73901991dcfb9cb2ace03be1 (diff)
downloadfocaccia-qemu-5385320c2b3183f2e18dbc55c23ecba9272500c2.tar.gz
focaccia-qemu-5385320c2b3183f2e18dbc55c23ecba9272500c2.zip
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
Enable FEAT_DIT for the "max" 32-bit CPU.

Signed-off-by: Rebecca Cran <rebecca@nuviainc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210208065700.19454-5-rebecca@nuviainc.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
-rw-r--r--target/arm/cpu.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index 8ddb2556f8..5cf6c056c5 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -2202,6 +2202,10 @@ static void arm_max_initfn(Object *obj)
         t = FIELD_DP32(t, ID_MMFR4, CNP, 1); /* TTCNP */
         t = FIELD_DP32(t, ID_MMFR4, XNX, 1); /* TTS2UXN */
         cpu->isar.id_mmfr4 = t;
+
+        t = cpu->isar.id_pfr0;
+        t = FIELD_DP32(t, ID_PFR0, DIT, 1);
+        cpu->isar.id_pfr0 = t;
     }
 #endif
 }