diff options
| author | Samuel Tardieu <sam@rfc1149.net> | 2024-01-06 19:15:03 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2024-01-09 14:42:40 +0000 |
| commit | 4a04655c6bdeb1043a4b7477f54f76a3d6a3ec59 (patch) | |
| tree | 04addc31b4a80f56c27f1da81107d4917f0e5fec /hw/arm/stm32f405_soc.c | |
| parent | 33995902b462cf1c4ba1177ee758713dd8d4ec0d (diff) | |
| download | focaccia-qemu-4a04655c6bdeb1043a4b7477f54f76a3d6a3ec59.tar.gz focaccia-qemu-4a04655c6bdeb1043a4b7477f54f76a3d6a3ec59.zip | |
hw/arm/socs: configure priority bits for existing SOCs
Update the number of priority bits for a number of existing SoCs according to their technical documentation: - STM32F100/F205/F405/L4x5: 4 bits - Stellaris (Sandstorm/Fury): 3 bits Signed-off-by: Samuel Tardieu <sam@rfc1149.net> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 20240106181503.1746200-4-sam@rfc1149.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/arm/stm32f405_soc.c')
| -rw-r--r-- | hw/arm/stm32f405_soc.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/hw/arm/stm32f405_soc.c b/hw/arm/stm32f405_soc.c index a65bbe298d..2ad5b79a06 100644 --- a/hw/arm/stm32f405_soc.c +++ b/hw/arm/stm32f405_soc.c @@ -149,6 +149,7 @@ static void stm32f405_soc_realize(DeviceState *dev_soc, Error **errp) armv7m = DEVICE(&s->armv7m); qdev_prop_set_uint32(armv7m, "num-irq", 96); + qdev_prop_set_uint8(armv7m, "num-prio-bits", 4); qdev_prop_set_string(armv7m, "cpu-type", ARM_CPU_TYPE_NAME("cortex-m4")); qdev_prop_set_bit(armv7m, "enable-bitband", true); qdev_connect_clock_in(armv7m, "cpuclk", s->sysclk); |