diff options
| author | Max Filippov <jcmvbkbc@gmail.com> | 2016-11-11 22:40:18 -0800 |
|---|---|---|
| committer | Max Filippov <jcmvbkbc@gmail.com> | 2017-01-15 13:01:56 -0800 |
| commit | 9e03ade4411c81a7f7d974dcedf0390835ce4096 (patch) | |
| tree | 5ed7163044ac610d041277e20def7990e507b1b5 /hw/misc/tmp105.c | |
| parent | 4b37aaa879d508494df14bdc49830cdf8aa77a57 (diff) | |
| download | focaccia-qemu-9e03ade4411c81a7f7d974dcedf0390835ce4096.tar.gz focaccia-qemu-9e03ade4411c81a7f7d974dcedf0390835ce4096.zip | |
target/xtensa: implement MEMCTL SR
MEMCTL SR controls zero overhead loop buffer and number of ways enabled in L1 caches. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'hw/misc/tmp105.c')
0 files changed, 0 insertions, 0 deletions