summary refs log tree commit diff stats
path: root/include/hw/core/sysemu-cpu-ops.h
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé <f4bug@amsat.org>2021-05-17 12:51:37 +0200
committerRichard Henderson <richard.henderson@linaro.org>2021-05-26 15:33:59 -0700
commit08928c6d0db7d554ef041256e52330bb257bc70f (patch)
treefbe55a7f7c345e6f6cd419ed8a48e15fedfcffa1 /include/hw/core/sysemu-cpu-ops.h
parentfaf39e828374d83ca82b02c0c25cdeca9ce9581e (diff)
downloadfocaccia-qemu-08928c6d0db7d554ef041256e52330bb257bc70f.tar.gz
focaccia-qemu-08928c6d0db7d554ef041256e52330bb257bc70f.zip
cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOps
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20210517105140.1062037-21-f4bug@amsat.org>
[rth: Drop declaration movement from target/*/cpu.h]
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'include/hw/core/sysemu-cpu-ops.h')
-rw-r--r--include/hw/core/sysemu-cpu-ops.h13
1 files changed, 13 insertions, 0 deletions
diff --git a/include/hw/core/sysemu-cpu-ops.h b/include/hw/core/sysemu-cpu-ops.h
index 8f8326e810..1f249e0f06 100644
--- a/include/hw/core/sysemu-cpu-ops.h
+++ b/include/hw/core/sysemu-cpu-ops.h
@@ -17,6 +17,19 @@
  */
 typedef struct SysemuCPUOps {
     /**
+     * @get_phys_page_debug: Callback for obtaining a physical address.
+     */
+    hwaddr (*get_phys_page_debug)(CPUState *cpu, vaddr addr);
+    /**
+     * @get_phys_page_attrs_debug: Callback for obtaining a physical address
+     *       and the associated memory transaction attributes to use for the
+     *       access.
+     * CPUs which use memory transaction attributes should implement this
+     * instead of get_phys_page_debug.
+     */
+    hwaddr (*get_phys_page_attrs_debug)(CPUState *cpu, vaddr addr,
+                                        MemTxAttrs *attrs);
+    /**
      * @asidx_from_attrs: Callback to return the CPU AddressSpace to use for
      *       a memory access with the specified memory transaction attributes.
      */