summary refs log tree commit diff stats
path: root/include
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2017-07-05 19:13:14 +0200
committerDavid Gibson <david@gibson.dropbear.id.au>2017-07-11 11:04:02 +1000
commitf2b14e3a9f2e6c6c35a90dd282ea55e8bcb61b8d (patch)
treedc9e0b72ce5548eac72d96a8896c3e273cc0978f /include
parent92e926e1e37aea7e1632535b6611ed4f62414af1 (diff)
downloadfocaccia-qemu-f2b14e3a9f2e6c6c35a90dd282ea55e8bcb61b8d.tar.gz
focaccia-qemu-f2b14e3a9f2e6c6c35a90dd282ea55e8bcb61b8d.zip
spapr: introduce the XIVE_EXPLOIT option in CAS
On POWER9, the Client Architecture Support (CAS) negotiation process
determines whether the guest operates in XIVE Legacy compatibility
(the former POWER8 interrupt model) or in XIVE exploitation mode (the
newer POWER9 interrupt model).

Bit 7 of Byte 23 of vector 5 is used for this purpose.

Signed-off-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'include')
-rw-r--r--include/hw/ppc/spapr_ovec.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/hw/ppc/spapr_ovec.h b/include/hw/ppc/spapr_ovec.h
index f088833204..0b464e22e7 100644
--- a/include/hw/ppc/spapr_ovec.h
+++ b/include/hw/ppc/spapr_ovec.h
@@ -50,6 +50,7 @@ typedef struct sPAPROptionVector sPAPROptionVector;
 #define OV5_DRCONF_MEMORY       OV_BIT(2, 2)
 #define OV5_FORM1_AFFINITY      OV_BIT(5, 0)
 #define OV5_HP_EVT              OV_BIT(6, 5)
+#define OV5_XIVE_EXPLOIT        OV_BIT(23, 7)
 
 /* ISA 3.00 MMU features: */
 #define OV5_MMU_BOTH            OV_BIT(24, 0) /* Radix and hash */