summary refs log tree commit diff stats
path: root/linux-user/openrisc/cpu_loop.c
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2021-09-14 17:26:02 -0700
committerRichard Henderson <richard.henderson@linaro.org>2021-11-02 07:00:52 -0400
commit52d4899bf3b876065269cfd353ea3b98f66df91a (patch)
tree8ce7ccc7780771729378a908855ebdac1c522b9c /linux-user/openrisc/cpu_loop.c
parentfd297732a2c27aae8407a0c96660345af10575df (diff)
downloadfocaccia-qemu-52d4899bf3b876065269cfd353ea3b98f66df91a.tar.gz
focaccia-qemu-52d4899bf3b876065269cfd353ea3b98f66df91a.zip
target/mips: Make mips_cpu_tlb_fill sysemu only
The fallback code in cpu_loop_exit_sigsegv is sufficient
for mips linux-user.

This means we can remove tcg/user/tlb_helper.c entirely.
Remove the code from cpu_loop that raised SIGSEGV.

Reviewed-by: Warner Losh <imp@bsdimp.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'linux-user/openrisc/cpu_loop.c')
0 files changed, 0 insertions, 0 deletions