index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
block/nvme: switch to a NVMeRequest freelist
Stefan Hajnoczi
2020-06-23
1
-27
/
+54
*
block/nvme: don't access CQE after moving cq.head
Stefan Hajnoczi
2020-06-23
1
-1
/
+4
*
block/nvme: drop tautologous assertion
Stefan Hajnoczi
2020-06-23
1
-1
/
+0
*
block/nvme: poll queues without q->lock
Stefan Hajnoczi
2020-06-23
1
-0
/
+12
*
check-block: enable iotests with SafeStack
Daniele Buono
2020-06-23
1
-1
/
+11
*
configure: add flags to support SafeStack
Daniele Buono
2020-06-23
1
-0
/
+73
*
coroutine: add check for SafeStack in sigaltstack
Daniele Buono
2020-06-23
1
-0
/
+4
*
coroutine: support SafeStack in ucontext backend
Daniele Buono
2020-06-23
2
-0
/
+33
*
minikconf: explicitly set encoding to UTF-8
Stefan Hajnoczi
2020-06-23
1
-3
/
+3
*
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...
Peter Maydell
2020-06-22
26
-182
/
+1350
|
\
|
*
hw/riscv: sifive_u: Add a dummy DDR memory controller device
Bin Meng
2020-06-19
2
-0
/
+5
|
*
hw/riscv: sifive_u: Sort the SoC memmap table entries
Bin Meng
2020-06-19
1
-2
/
+2
|
*
hw/riscv: sifive_u: Support different boot source per MSEL pin state
Bin Meng
2020-06-19
2
-8
/
+37
|
*
hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004
Bin Meng
2020-06-19
3
-15
/
+17
|
*
target/riscv: Rename IBEX CPU init routine
Bin Meng
2020-06-19
1
-2
/
+2
|
*
hw/riscv: sifive_u: Add a new property msel for MSEL pin state
Bin Meng
2020-06-19
2
-0
/
+8
|
*
hw/riscv: sifive_u: Rename serial property get/set functions to a generic name
Bin Meng
2020-06-19
1
-6
/
+8
|
*
hw/riscv: sifive_u: Add reset functionality
Bin Meng
2020-06-19
1
-1
/
+23
|
*
hw/riscv: sifive_gpio: Do not blindly trigger output IRQs
Bin Meng
2020-06-19
1
-1
/
+3
|
*
hw/riscv: sifive_u: Hook a GPIO controller
Bin Meng
2020-06-19
2
-2
/
+60
|
*
hw/riscv: sifive_gpio: Add a new 'ngpio' property
Bin Meng
2020-06-19
2
-11
/
+22
|
*
hw/riscv: sifive_gpio: Clean up the codes
Bin Meng
2020-06-19
2
-11
/
+9
|
*
hw/riscv: sifive_u: Generate device tree node for OTP
Bin Meng
2020-06-19
1
-0
/
+11
|
*
hw/riscv: sifive_u: Simplify the GEM IRQ connect code a little bit
Bin Meng
2020-06-19
1
-6
/
+1
|
*
hw/riscv: opentitan: Remove the riscv_ prefix of the machine* and soc* functions
Bin Meng
2020-06-19
1
-15
/
+14
|
*
hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functions
Bin Meng
2020-06-19
1
-12
/
+12
|
*
target/riscv: Use a smaller guess size for no-MMU PMP
Alistair Francis
2020-06-19
1
-5
/
+9
|
*
riscv/opentitan: Connect the UART device
Alistair Francis
2020-06-19
2
-2
/
+36
|
*
riscv/opentitan: Connect the PLIC device
Alistair Francis
2020-06-19
2
-2
/
+15
|
*
hw/intc: Initial commit of lowRISC Ibex PLIC
Alistair Francis
2020-06-19
4
-0
/
+327
|
*
hw/char: Initial commit of Ibex UART
Alistair Francis
2020-06-19
5
-0
/
+609
|
*
riscv/opentitan: Fix the ROM size
Alistair Francis
2020-06-19
1
-1
/
+2
|
*
target/riscv: Implement checks for hfence
Alistair Francis
2020-06-19
3
-26
/
+24
|
*
target/riscv: Move the hfence instructions to the rvh decode
Alistair Francis
2020-06-19
4
-41
/
+63
|
*
target/riscv: Report errors validating 2nd-stage PTEs
Alistair Francis
2020-06-19
1
-2
/
+7
|
*
target/riscv: Set access as data_load when validating stage-2 PTEs
Alistair Francis
2020-06-19
1
-1
/
+1
|
*
riscv: Keep the CPU init routine names consistent
Bin Meng
2020-06-19
1
-4
/
+4
|
*
riscv: Generalize CPU init routine for the imacu CPU
Bin Meng
2020-06-19
1
-21
/
+10
|
*
riscv: Generalize CPU init routine for the gcsu CPU
Bin Meng
2020-06-19
1
-14
/
+6
|
*
riscv: Generalize CPU init routine for the base CPU
Bin Meng
2020-06-19
1
-13
/
+5
|
*
sifive_e: Support the revB machine
Alistair Francis
2020-06-19
2
-4
/
+31
|
*
riscv: Add helper to make NaN-boxing for FP register
Ian Jiang
2020-06-19
1
-2
/
+15
*
|
Merge remote-tracking branch 'remotes/kraxel/tags/audio-20200619-pull-request...
Peter Maydell
2020-06-19
3
-37
/
+40
|
\
\
|
*
|
hw/audio/gus: Fix registers 32-bit access
Allan Peramaki
2020-06-19
2
-2
/
+2
|
*
|
audio/jack: simplify the re-init code path
Geoffrey McRae
2020-06-17
1
-6
/
+6
|
*
|
audio/jack: honour the enable state of the audio device
Geoffrey McRae
2020-06-17
1
-8
/
+21
|
*
|
audio/jack: do not remove ports when finishing
Geoffrey McRae
2020-06-17
1
-3
/
+0
|
*
|
audio/jack: remove invalid set of input support bool
Geoffrey McRae
2020-06-17
1
-3
/
+0
|
*
|
audio/jack: remove unused stopped state
Geoffrey McRae
2020-06-17
1
-4
/
+0
|
*
|
audio/jack: fix invalid minimum buffer size check
Geoffrey McRae
2020-06-17
1
-11
/
+11
[next]