summary refs log tree commit diff stats
path: root/hw/intc/armv7m_nvic.c (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* nvic: Implement AIRCR changes for v8MPeter Maydell2017-09-211-11/+38
* nvic: Add cached vectpending_prio statePeter Maydell2017-09-211-10/+13
* nvic: Add cached vectpending_is_s_banked statePeter Maydell2017-09-211-0/+1
* nvic: Add banked exception statesPeter Maydell2017-09-211-1/+52
* nvic: Don't apply group priority mask to negative prioritiesPeter Maydell2017-09-141-2/+9
* target/arm: Make CFSR register banked for v8MPeter Maydell2017-09-071-2/+13
* target/arm: Make MMFAR banked for v8MPeter Maydell2017-09-071-2/+2
* target/arm: Make CCR register banked for v8MPeter Maydell2017-09-071-6/+27
* target/arm: Make MPU_CTRL register banked for v8MPeter Maydell2017-09-071-4/+5
* target/arm: Make MPU_RNR register banked for v8MPeter Maydell2017-09-071-9/+9
* target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell2017-09-071-4/+4
* target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell2017-09-071-4/+4
* target/arm: Make VTOR register banked for v8MPeter Maydell2017-09-071-6/+7
* nvic: Add NS alias SCS regionPeter Maydell2017-09-071-1/+65
* target/arm: Make FAULTMASK register banked for v8MPeter Maydell2017-09-071-1/+8
* target/arm: Make PRIMASK register banked for v8MPeter Maydell2017-09-071-1/+1
* target/arm: Make BASEPRI register banked for v8MPeter Maydell2017-09-071-2/+2
* target/arm: Implement ARMv8M's PMSAv8 registersPeter Maydell2017-09-071-8/+114
* nvic: Implement "user accesses BusFault" SCS region behaviourPeter Maydell2017-09-041-17/+41
* armv7m_nvic.h: Move from include/hw/arm to include/hw/intcPeter Maydell2017-09-041-1/+1
* target/arm: Don't store M profile PRIMASK and FAULTMASK in daifPeter Maydell2017-09-041-2/+2
* hw/intc/armv7m_nvic.c: Remove out of date commentPeter Maydell2017-09-041-4/+0
* target/arm: Rename cp15.c6_rgnr to pmsav7.rnrPeter Maydell2017-07-311-7/+7
* arm: add MPU support to M profile CPUsMichael Davidsaver2017-06-021-0/+104
* armv7m: Split systick out from NVICPeter Maydell2017-02-281-126/+34
* armv7m: Make NVIC expose a memory region rather than mapping itselfPeter Maydell2017-02-281-5/+2
* armv7m: Move NVICState struct definition into headerPeter Maydell2017-02-281-48/+1
* armv7m: Allow SHCSR writes to change pending and active bitsPeter Maydell2017-02-281-2/+11
* armv7m: Check exception return consistencyPeter Maydell2017-02-281-1/+11
* armv7m: VECTCLRACTIVE and VECTRESET are UNPREDICTABLEMichael Davidsaver2017-02-281-2/+6
* armv7m: Remove unused armv7m_nvic_acknowledge_irq() return valuePeter Maydell2017-02-281-3/+1
* armv7m: Escalate exceptions to HardFault if necessaryMichael Davidsaver2017-02-281-0/+53
* armv7m: Fix condition check for taking exceptionsPeter Maydell2017-02-281-0/+7
* armv7m: Rewrite NVIC to not use any GIC codeMichael Davidsaver2017-02-281-144/+594
* armv7m: Implement reading and writing of PRIGROUPPeter Maydell2017-02-281-6/+8
* armv7m: Rename nvic_state to NVICStatePeter Maydell2017-02-281-22/+22
* armv7m: Honour CCR.USERSETMPENDMichael Davidsaver2017-01-271-1/+4
* armv7m: implement CCR, CFSR, HFSR, DFSR, BFAR, and MMFARMichael Davidsaver2017-01-271-10/+32
* armv7m_nvic: keep a pointer to the CPUMichael Davidsaver2017-01-271-6/+5
* armv7m_nvic: Use qemu_get_cpu(0) instead of current_cpuAndrey Smirnov2016-07-041-4/+4
* hw: explicitly include qemu/log.hPaolo Bonzini2016-05-191-0/+1
* qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini2016-05-191-0/+1
* hw: explicitly include qemu-common.h and cpu.hPaolo Bonzini2016-03-221-0/+1
* include/qemu/osdep.h: Don't include qapi/error.hMarkus Armbruster2016-03-221-0/+1
* arm: Clean up includesPeter Maydell2016-01-291-0/+1
* armv7-m: Implement SYSRESETREQMichael Davidsaver2015-11-031-1/+8
* armv7m_nvic: Implement ICSR without using internal GIC statePeter Maydell2015-09-081-7/+6
* hw/intc/arm_gic: Change behavior of IAR writesFabian Aggeler2015-05-121-1/+1
* hw/intc/arm_gic: Change behavior of EOIR writesFabian Aggeler2015-05-121-1/+1
* hw/intc/arm_gic: Make ICCICR/GICC_CTLR bankedFabian Aggeler2015-05-121-1/+1