summary refs log tree commit diff stats
path: root/hw/misc/mst_fpga.c (unfollow)
Commit message (Expand)AuthorFilesLines
2020-09-09hw/riscv: sifive_u: Connect a DMA controllerBin Meng3-0/+42
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng10-22/+40
2020-09-09hw/riscv: microchip_pfsoc: Hook GPIO controllersBin Meng2-0/+17
2020-09-09hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMsBin Meng2-0/+46
2020-09-09hw/arm: xlnx: Set all boards' GEM 'phy-addr' property value to 23Bin Meng4-3/+7
2020-09-09hw/net: cadence_gem: Add a new 'phy-addr' propertyBin Meng2-2/+5
2020-09-09hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng3-0/+27
2020-09-09hw/dma: Add SiFive platform DMA controller emulationBin Meng4-0/+374
2020-09-09hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng3-0/+28
2020-09-09hw/sd: Add Cadence SDHCI emulationBin Meng4-0/+245
2020-09-09hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng3-0/+51
2020-09-09hw/char: Add Microchip PolarFire SoC MMUART emulationBin Meng5-0/+153
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng6-0/+415
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng4-5/+6
2020-09-09hw/riscv: hart: Add a new 'resetvec' propertyBin Meng2-0/+4
2020-09-09target/riscv: cpu: Add a new 'resetvec' propertyBin Meng2-0/+2
2020-09-09riscv: sifive_test: Allow 16-bit writes to memory regionNathan Chancellor1-1/+1
2020-09-09target/riscv: Fix bug in getting trap cause name for trace_riscv_trapYifei Jiang3-2/+14
2020-09-08docs: update build system documentationPaolo Bonzini1-86/+11
2020-09-08meson: remove linkage of sdl to baumBruce Rogers1-2/+2
2020-09-08meson: Convert undefsym.sh to undefsym.pyYonggang Luo3-21/+50
2020-09-08fuzz: Add support for custom fuzzing libraryAlexander Bulekov2-4/+12
2020-09-08meson: specify fuzz linker script as a project argAlexander Bulekov2-4/+8
2020-09-08oss-fuzz: fix rpathAlexander Bulekov1-1/+1
2020-09-08configure: update dtc submoduleYonggang Luo1-4/+7
2020-09-08docs: suggest Meson replacements for various configure functionsPaolo Bonzini1-3/+7
2020-09-08configure: drop dead variables and functionsPaolo Bonzini1-15/+1
2020-09-08configure: do not include dependency flags in QEMU_CFLAGS and LIBSPaolo Bonzini7-46/+7
2020-09-08meson: get opengl compilation flags from OPENGL_CFLAGSPaolo Bonzini2-1/+3
2020-09-08meson: get glib compilation flags from GLIB_CFLAGSPaolo Bonzini2-12/+14
2020-09-08configure: do not look for install(1)Paolo Bonzini3-56/+2
2020-09-08configure: remove unnecessary libm testPaolo Bonzini1-14/+0
2020-09-08configure: move -ldl test to mesonPaolo Bonzini3-2/+5
2020-09-08meson: keep all compiler flags detection togetherPaolo Bonzini1-13/+17
2020-09-08configure: move disassembler configuration to mesonPaolo Bonzini4-94/+45
2020-09-08Makefile: inline the relevant parts of rules.makPaolo Bonzini5-180/+26
2020-09-08Makefile: remove dead variables and includesPaolo Bonzini3-94/+0
2020-09-08meson: compute config_all_devices directlyPaolo Bonzini3-16/+2
2020-09-08configure: remove dead code for in-tree buildsPaolo Bonzini1-12/+2
2020-09-08meson: convert migration/initrd-stressMarc-André Lureau4-14/+25
2020-09-08meson: fix migration/stress compilation with glibc>=2.30Marc-André Lureau2-0/+5
2020-09-08tests/migration/stress: remove unused exit_successMarc-André Lureau1-13/+0
2020-09-08meson: convert the speed testsPaolo Bonzini4-13/+29
2020-09-08tests: do not print benchmark output to stdoutMarc-André Lureau3-9/+9
2020-09-08meson: convert atomic*-benchMarc-André Lureau2-5/+10
2020-09-08meson: convert vhost-user-bridgeMarc-André Lureau2-2/+9
2020-09-08meson: remove old socket_scm_helper ruleMarc-André Lureau1-1/+0
2020-09-08meson: move keyutils dependency checkMarc-André Lureau2-29/+3
2020-09-08meson: convert the unit testsMarc-André Lureau3-253/+174
2020-09-08ipxe: update binariesGerd Hoffmann8-0/+0