summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py (unfollow)
Commit message (Expand)AuthorFilesLines
2021-06-08yank: Unregister function when using TLS migrationLeonardo Bras3-14/+19
2021-06-08target/riscv: rvb: add b-ext version cpu optionFrank Chang2-0/+26
2021-06-08target/riscv: rvb: support and turn on B-extension from command lineKito Cheng2-0/+5
2021-06-08target/riscv: rvb: add/shift with prefix zero-extendKito Cheng3-0/+35
2021-06-08target/riscv: rvb: address calculationKito Cheng3-0/+62
2021-06-08target/riscv: rvb: generalized or-combineFrank Chang5-0/+64
2021-06-08target/riscv: rvb: generalized reverseFrank Chang6-0/+132
2021-06-08target/riscv: rvb: rotate (left/right)Kito Cheng3-0/+81
2021-06-08target/riscv: rvb: shift onesKito Cheng3-0/+74
2021-06-08target/riscv: rvb: single-bit instructionsFrank Chang3-0/+175
2021-06-08target/riscv: add gen_shifti() and gen_shiftiw() helper functionsFrank Chang2-50/+43
2021-06-08target/riscv: rvb: sign-extend instructionsKito Cheng2-0/+15
2021-06-08target/riscv: rvb: min/max instructionsKito Cheng2-0/+28
2021-06-08target/riscv: rvb: pack two words into one registerKito Cheng3-0/+78
2021-06-08target/riscv: rvb: logic-with-negateKito Cheng2-0/+21
2021-06-08target/riscv: rvb: count bits setFrank Chang3-0/+21
2021-06-08target/riscv: rvb: count leading/trailing zerosKito Cheng4-1/+93
2021-06-08target/riscv: reformat @sh format encoding for B-extensionKito Cheng1-5/+5
2021-06-08target/riscv: Pass the same value to oprsz and maxsz.LIU Zhiwei1-39/+50
2021-06-08target/riscv/pmp: Add assert for ePMP operationsAlistair Francis1-0/+4
2021-06-08target/riscv: Dump CSR mscratch/sscratch/satpChangbin Du1-2/+5
2021-06-08target/riscv: Remove unnecessary riscv_*_names[] declarationBin Meng2-4/+2
2021-06-08target/riscv: Do not include 'pmp.h' in user emulationPhilippe Mathieu-Daudé1-0/+2
2021-06-08docs/system: Move the RISC-V -bios information to removedAlistair Francis3-20/+17
2021-06-08target/riscv: fix wfi exception behaviorJose Martins2-3/+9
2021-06-08hw/riscv: microchip_pfsoc: Support direct kernel bootBin Meng2-8/+103
2021-06-08hw/riscv: Use macros for BIOS image namesBin Meng4-12/+11
2021-06-08docs/system/riscv: sifive_u: Document '-dtb' usageBin Meng1-6/+41
2021-06-08docs/system/riscv: Correct the indentation level of supported devicesBin Meng2-25/+25
2021-06-08hw/riscv: Support the official PLIC DT bindingsBin Meng2-2/+10
2021-06-08hw/riscv: Support the official CLINT DT bindingsBin Meng3-3/+15
2021-06-08hw/riscv: virt: Switch to use qemu_fdt_setprop_string_array() helperBin Meng1-2/+5
2021-06-08hw/riscv: sifive_u: Switch to use qemu_fdt_setprop_string_array() helperBin Meng1-3/+3
2021-06-07scripts/checkpatch.pl: process .c.inc and .h.inc files as C sourceMatheus Ferst1-2/+2
2021-06-07tests/vm: expose --source-path to scripts to find extra filesAlex Bennée3-1/+6
2021-06-07gitlab-ci: Split gprof-gcov jobPhilippe Mathieu-Daudé1-3/+14
2021-06-07gitlab: work harder to avoid false positives in checkpatchAlex Bennée1-1/+5
2021-06-07tests/acceptance: tag various arm tests as TCG onlyAlex Bennée1-0/+18
2021-06-07tests/tcg/configure.sh: tweak quoting of target_compilerAlex Bennée1-3/+3
2021-06-07meson.build: fix cosmetics of compiler displayAlex Bennée1-4/+4
2021-06-07tests/tcg: add a multiarch signals test to stress test signal deliveryAlex Bennée2-0/+151
2021-06-05vhost-vdpa: Remove redundant declaration of address_space_memoryXie Yongji2-1/+1
2021-06-05scripts/oss-fuzz: Fix typo in documentationPhilippe Mathieu-Daudé1-1/+1
2021-06-05target/mips: Fix 'Uncoditional' typoPhilippe Mathieu-Daudé1-3/+3
2021-06-05target/hppa: Remove unused 'memory.h' headerPhilippe Mathieu-Daudé1-1/+0
2021-06-05hw/display/macfb: Classify the "nubus-macfb" as display deviceThomas Huth1-0/+1
2021-06-05target/nios2: fix page-fit instruction countPavel Dovgalyuk1-1/+1
2021-06-05docs: fix broken referenceJohn Snow1-1/+1
2021-06-05linux-user/syscall: Constify bitmask_transtbl fcntl/mmap flags_tlb[]Philippe Mathieu-Daudé1-2/+2
2021-06-05misc: Correct relative include pathPhilippe Mathieu-Daudé4-6/+6