index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
python
/
scripts
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2024-11-03
target/mips: Convert Loongson [D]MULT[U].G opcodes to decodetree
Philippe Mathieu-Daudé
4
-71
/
+49
2024-11-03
target/mips: Convert Loongson [D]MOD[U].G opcodes to decodetree
Philippe Mathieu-Daudé
4
-82
/
+121
2024-11-03
target/mips: Convert Loongson [D]DIVU.G opcodes to decodetree
Philippe Mathieu-Daudé
4
-37
/
+58
2024-11-03
target/mips: Convert Loongson DIV.G opcodes to decodetree
Philippe Mathieu-Daudé
4
-32
/
+24
2024-11-03
target/mips: Convert Loongson DDIV.G opcodes to decodetree
Philippe Mathieu-Daudé
6
-23
/
+126
2024-11-03
target/mips: Re-introduce OPC_ADDUH_QB_DSP and OPC_MUL_PH_DSP
Philippe Mathieu-Daudé
1
-13
/
+5
2024-11-03
target/mips: Simplify Loongson MULTU.G opcode
Philippe Mathieu-Daudé
1
-2
/
+0
2024-11-03
target/mips: Extract decode_64bit_enabled() helper
Philippe Mathieu-Daudé
2
-1
/
+8
2024-11-03
target/mips: Enable MSA ASE for mips32r6-generic
Aleksandar Markovic
1
-3
/
+5
2024-11-03
target/mips: Migrate TLB MemoryMapID register
Yongbok Kim
1
-2
/
+5
2024-10-31
target/riscv: Fix vcompress with rvv_ta_all_1s
Anton Blanchard
1
-1
/
+1
2024-10-31
target/riscv/kvm: clarify how 'riscv-aia' default works
Daniel Henrique Barboza
1
-10
/
+4
2024-10-31
target/riscv/kvm: set 'aia_mode' to default in error path
Daniel Henrique Barboza
1