summary refs log tree commit diff stats
path: root/rust/qemu-api-macros/src (unfollow)
Commit message (Expand)AuthorFilesLines
2024-11-03target/mips: Remove unreachable 32-bit code on 64-bit Loongson ExtPhilippe Mathieu-Daudé1-39/+2
2024-11-03target/mips: Convert Loongson [D]MULT[U].G opcodes to decodetreePhilippe Mathieu-Daudé4-71/+49
2024-11-03target/mips: Convert Loongson [D]MOD[U].G opcodes to decodetreePhilippe Mathieu-Daudé4-82/+121
2024-11-03target/mips: Convert Loongson [D]DIVU.G opcodes to decodetreePhilippe Mathieu-Daudé4-37/+58
2024-11-03target/mips: Convert Loongson DIV.G opcodes to decodetreePhilippe Mathieu-Daudé4-32/+24
2024-11-03target/mips: Convert Loongson DDIV.G opcodes to decodetreePhilippe Mathieu-Daudé6-23/+126
2024-11-03target/mips: Re-introduce OPC_ADDUH_QB_DSP and OPC_MUL_PH_DSPPhilippe Mathieu-Daudé1-13/+5
2024-11-03target/mips: Simplify Loongson MULTU.G opcodePhilippe Mathieu-Daudé1-2/+0
2024-11-03target/mips: Extract decode_64bit_enabled() helperPhilippe Mathieu-Daudé2-1/+8
2024-11-03target/mips: Enable MSA ASE for mips32r6-genericAleksandar Markovic1-3/+5
2024-11-03target/mips: Migrate TLB MemoryMapID registerYongbok Kim1-2/+5
2024-10-31target/riscv: Fix vcompress with rvv_ta_all_1sAnton Blanchard1-1/+1
2024-10-31target/riscv/kvm: clarify how 'riscv-aia' default worksDaniel Henrique Barboza1-10/+4
2024-10-31target/riscv/kvm: set 'aia_mode' to default in error pathDaniel Henrique Barboza1-7/+15
2024-10-31docs/specs: add riscv-iommuDaniel Henrique Barboza3-0/+104
2024-10-31qtest/riscv-iommu-test: add init queues testDaniel Henrique Barboza2-0/+155
2024-10-31hw/riscv/riscv-iommu: add DBG supportTomasz Jeznach2-0/+76
2024-10-31hw/riscv/riscv-iommu: add ATS supportTomasz Jeznach4-3/+171
2024-10-31hw/riscv/riscv-iommu: add Address Translation Cache (IOATC)Tomasz Jeznach2-4/+203
2024-10-31test/qtest: add riscv-iommu-pci testsDaniel Henrique Barboza5-0/+237
2024-10-31hw/riscv/virt.c: support for RISC-V IOMMU PCIDevice hotplugTomasz Jeznach1-1/+32
2024-10-31hw/riscv: add riscv-iommu-pci reference deviceTomasz Jeznach2-1/+203
2024-10-31pci-ids.rst: add Red Hat pci-id for RISC-V IOMMU deviceDaniel Henrique Barboza2-0/+3
2024-10-31