summary refs log tree commit diff stats
path: root/scripts/coverage/compare_gcov_json.py (unfollow)
Commit message (Expand)AuthorFilesLines
2024-01-11target/s390x: Fix LAE setting a wrong access registerIlya Leoshkevich1-1/+2
2024-01-11scripts/checkpatch: Support codespell checkingZhao Liu1-20/+105
2024-01-11hw/s390x/ccw: Replace dirname() with g_path_get_dirname()Zhao Liu1-1/+3
2024-01-11hw/s390x/ccw: Replace basename() with g_path_get_basename()Zhao Liu1-2/+3
2024-01-11target/s390x/kvm/pv: Provide some more useful information if decryption failsThomas Huth5-12/+30
2024-01-11gitlab: fix s390x tag for avocado-system-centosNicholas Piggin1-1/+1
2024-01-11tests/qtest/virtio-ccw: Fix device presence checkingSamuel Tardieu1-1/+1
2024-01-11qtest: ensure netdev-socket tests have non-overlapping namesDaniel P. Berrangé1-1/+1
2024-01-11net: handle QIOTask completion to report useful error messageDaniel P. Berrangé1-5/+10
2024-01-11net: add explicit info about connecting/listening stateDaniel P. Berrangé2-6/+9
2024-01-11Revert "tests/qtest/netdev-socket: Raise connection timeout to 120 seconds"Daniel P. Berrangé1-1/+1
2024-01-11Revert "osdep: add getloadavg"Daniel P. Berrangé2-11/+0
2024-01-11Revert "netdev: set timeout depending on loadavg"Daniel P. Berrangé1-27/+1
2024-01-11qtest: use correct boolean type for failover propertyDaniel P. Berrangé1-18/+18
2024-01-11q800: move dp8393x_prom memory region to Q800MachineStateMark Cave-Ayland2-4/+4
2024-01-10target/riscv: Ensure mideleg is set correctly on resetAlistair Francis1-0/+8
2024-01-10target/riscv: Don't adjust vscause for exceptionsAlistair Francis1-2/+2
2024-01-10target/riscv: Assert that the CSR numbers will be correctAlistair Francis1-1/+4
2024-01-10target/riscv: pmp: Ignore writes when RW=01 and MML=0Ivan Klokov1-1/+1
2024-01-10roms/opensbi: Upgrade from v1.3.1 to v1.4Bin Meng3-0/+0
2024-01-10docs/system/riscv: sifive_u: Update S-mode U-Boot image build instructionsBin Meng1-21/+12
2024-01-10target/riscv/kvm: add RVV and Vector CSR regsDaniel Henrique Barboza1-0/+74
2024-01-10target/riscv/kvm: do PR_RISCV_V_SET_CONTROL during realize()Daniel Henrique Barboza1-0/+29
2024-01-10linux-headers: riscv: add ptrace.hDaniel Henrique Barboza2-0/+135
2024-01-10linux-headers: Update to Linux v6.7-rc5Daniel Henrique Barboza29-27/+498
2024-01-10target/riscv/kvm.c: remove group setting of KVM AIA if the machine only has 1...Yong-Xuan Wang1-14/+17
2024-01-10target/riscv: add rva22s64 cpuDaniel Henrique Barboza2-0/+9
2024-01-10target/riscv: add RVA22S64 profileDaniel Henrique Barboza1-0/+32
2024-01-10target/riscv: add 'parent' in profile descriptionDaniel Henrique Barboza3-1/+15
2024-01-10target/riscv: add satp_mode profile supportDaniel Henrique Barboza3-0/+42
2024-01-10target/riscv/cpu.c: add riscv_cpu_is_32bit()Daniel Henrique Barboza2-1/+7
2024-01-10target/riscv/cpu.c: finalize satp_mode earlierDaniel Henrique Barboza1-8/+8
2024-01-10target/riscv: add priv ver restriction to profilesDaniel Henrique Barboza3-0/+34
2024-01-10target/riscv: implement svadeDaniel Henrique Barboza3-0/+7
2024-01-10target/riscv: add 'rva22u64' CPUDaniel Henrique Barboza3-0/+27
2024-01-10riscv-qmp-cmds.c: add profile flags in cpu-model-expansionDaniel Henrique Barboza1-0/+14
2024-01-10target/riscv/tcg: validate profiles during finalizeDaniel Henrique Barboza1-0/+69
2024-01-10target/riscv/tcg: honor user choice for G MISA bitsDaniel Henrique Barboza1-25/+48
2024-01-10target/riscv/tcg: add hash table insert helpersDaniel Henrique Barboza1-12/+16
2024-01-10target/riscv/tcg: handle profile MISA bitsDaniel Henrique Barboza1-0/+21
2024-01-10target/riscv/tcg: add riscv_cpu_write_misa_bit()Daniel Henrique Barboza1-14/+18
2024-01-10target/riscv/tcg: add MISA user options hashDaniel Henrique Barboza1-1/+14
2024-01-10target/riscv/tcg: add user flag for profile supportDaniel Henrique Barboza1-0/+80
2024-01-10target/riscv/kvm: add 'rva22u64' flag as unavailableDaniel Henrique Barboza1-1/+6
2024-01-10target/riscv: add rva22u64 profile definitionDaniel Henrique Barboza2-0/+44
2024-01-10riscv-qmp-cmds.c: expose named features in cpu_model_expansionDaniel Henrique Barboza1-5/+25
2024-01-10target/riscv/tcg: add 'zic64b' supportDaniel Henrique Barboza4-0/+34
2024-01-10target/riscv: add zicbop extension flagDaniel Henrique Barboza3-0/+10
2024-01-10target/riscv: add rv64i CPUDaniel Henrique Barboza2-0/+48
2024-01-10target/riscv/tcg: update priv_ver on user_set extensionsDaniel Henrique Barboza1-0/+32