index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
scripts
/
coverage
/
compare_gcov_json.py
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2025-09-29
hw/arm/aspeed: Move write_boot_rom to common SoC code
Jamin Lin
3
-31
/
+35
2025-09-29
hw/arm/aspeed: Move aspeed_board_init_flashes() to common SoC code
Jamin Lin
2
-22
/
+23
2025-09-29
tests/functional/arm/test_aspeed_ast2600: Add PCIe and network test
Jamin Lin
1
-0
/
+21
2025-09-29
hw/arm/aspeed_ast27x0: Introduce 3 PCIe RCs for AST2700
Jamin Lin
2
-0
/
+75
2025-09-29
hw/pci-host/aspeed: Disable Root Device and place Root Port at 00:00.0 to AST...
Jamin Lin
1
-0
/
+2
2025-09-29
hw/pci-host/aspeed: Add AST2700 PCIe config with dedicated H2X blocks
Jamin Lin
2
-0
/
+161
2025-09-29
hw/pci-host/aspeed: Add AST2700 PCIe PHY
Jamin Lin
2
-0
/
+40
2025-09-29
hw/arm/aspeed_ast2600: Add PCIe RC support (RC_H only)
Jamin Lin
2
-0
/
+75
2025-09-29
hw/arm/aspeed: Wire up PCIe devices in SoC model
Jamin Lin
1
-0
/
+13
2025-09-29
hw/pci-host/aspeed: Add MSI support and per-RC IOMMU address space
Jamin Lin
3
-0
/
+145
2025-09-29
hw/pci-host/aspeed: Add AST2600 PCIe Root Port and make address configurable
Jamin Lin
2
-0
/
+61
2025-09-29
hw/pci-host/aspeed: Add AST2600 PCIe Root Device support
Jamin Lin
2
-0
/
+67
2025-09-29
hw/pci-host/aspeed: Add AST2600 PCIe config space and host bridge
Jamin Lin
3
-0
/
+484
2025-09-29
hw/pci-host/aspeed: Add AST2600 PCIe PHY model
Jamin Lin
6
-0
/
+211
2025-09-29
hw/pci/pci_ids: Add PCI vendor ID for ASPEED
Jamin Lin
1
-0
/
+2
2025-09-29
tests/functional/arm: Add AST2600 boot test with generated OTP image
Kane-Chen-AS
1
-0
/
+15
2025-09-29
tests/functional/arm: Add AST1030 boot test with generated OTP image
Kane-Chen-AS
1
-4
/
+20
2025-09-29
tests/functional/arm: Add helper to generate OTP images
Kane-Chen-AS
1
-0
/
+8
2025-09-29
hw/arm/aspeed Move ast2700-evb alias to ast2700a1-evb
Jamin Lin
2
-3
/
+3
2025-09-29
docs/system/arm/aspeed: Document OTP memory options
Kane-Chen-AS
1
-0
/
+31
2025-09-29
hw/misc/aspeed_sbc: Handle OTP write command for voltage mode registers
Kane-Chen-AS
2
-0
/
+42
2025-09-29
hw/misc/aspeed_sbc: Add CAMP2 support for OTP data reads
Kane-Chen-AS
1
-0
/
+27
2025-09-29
hw/arm: Integrate ASPEED OTP memory support into AST1030 SoCs
Kane-Chen-AS
3
-1
/
+18
2025-09-29
hw/nvram/aspeed_otp: Add OTP programming semantics and tracing
Kane-Chen-AS
2
-1
/
+84
2025-09-29
hw/nvram/aspeed_otp: Add 'drive' property to support block backend
Kane-Chen-AS
1
-1
/
+14
2025-09-29
hw/arm: Integrate ASPEED OTP memory support into AST2600 SoCs
Kane-Chen-AS
2
-1
/
+3
2025-09-29
hw/misc/aspeed_sbc: Connect ASPEED OTP memory device to SBC
Kane-Chen-AS
3
-0
/
+121
2025-09-29
hw/nvram/aspeed_otp: Add ASPEED OTP memory device model
Kane-Chen-AS
3
-0
/
+136
2025-09-28
hw/loongarch: Implement DINTC plug/unplug interfaces
Song Gao
2
-0
/
+82
2025-09-28
target/loongarch:Implement csrrd CSR_MSGIR register
Song Gao
4
-0
/
+28
2025-09-28
target/loongarch: Add CSR_ESTAT.bit15 and CSR_ECFG.bit15 for msg interrupts.
Song Gao
1
-2
/
+4
2025-09-28
hw/loongarch: Implement dintc set irq
Song Gao
1
-2
/
+30
2025-09-28
hw/loongarch: Implement dintc realize and unrealize
Song Gao
2
-2
/
+24
2025-09-28
hw/loongarch: DINTC add a MemoryRegion
Song Gao
5
-1
/
+65
2025-09-28
target/loongarch: add msg interrupt CSR registers
Song Gao
3
-2
/
+37
2025-09-28
loongarch: add a direct interrupt controller device
Song Gao
5
-0
/
+108
2025-09-28
hw/loongarch: add misc register support dmsi
Song Gao
1
-0
/
+11
2025-09-28
hw/loongarch: add virt feature dmsi support
Song Gao
4
-0
/
+94
2025-09-28
target/loongarch: move some machine define to virt.h
Song Gao
2
-21
/
+19
2025-09-28
target/loongarch: Only flush one TLB entry in helper_invtlb_page_asid()
Bibo Mao
1
-2
/
+1
2025-09-28
target/loongarch: Only flush one TLB entry in helper_invtlb_page_asid_or_g()
Bibo Mao
1
-2
/
+1
2025-09-28
target/loongarch: Invalid tlb entry in invalidate_tlb()
Bibo Mao
1
-1
/
+1
2025-09-28
target/loongarch: Use loongarch_tlb_search_cb in helper_invtlb_page_asid
Bibo Mao
1
-23
/
+13
2025-09-28
target/loongarch: Use loongarch_tlb_search_cb in helper_invtlb_page_asid_or_g
Bibo Mao
1
-23
/
+8
2025-09-28
target/loongarch: Change return value type with loongarch_tlb_search_cb()
Bibo Mao
1
-8
/
+14
2025-09-28
target/loongarch: Add common API loongarch_tlb_search_cb()
Bibo Mao
1
-6
/
+14
2025-09-28
target/loongarch: Add tlb search callback in loongarch_tlb_search()
Bibo Mao
1
-5
/
+15
2025-09-28
target/loongarch: Fix page size set issue with CSR_STLBPS
Bibo Mao
2
-2
/
+4
2025-09-28
target/loongarch: Update TLB index selection method
Bibo Mao
1
-7
/
+42
2025-09-28
target/loongarch: Reduce TLB flush with helper_tlbwr
Bibo Mao
1
-5
/
+24
[next]