index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
scripts
/
qapi
/
source.py
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2021-09-27
qapi: Convert simple union ImageInfoSpecific to flat one
Markus Armbruster
1
-7
/
+52
2021-09-27
qapi: Convert simple union SocketAddressLegacy to flat one
Markus Armbruster
5
-19
/
+51
2021-09-27
qapi: Convert simple union ChardevBackend to flat one
Markus Armbruster
1
-22
/
+168
2021-09-27
qapi: Convert simple union MemoryDeviceInfo to flat one
Markus Armbruster
1
-4
/
+38
2021-09-27
qapi: Convert simple union TpmTypeOptions to flat one
Markus Armbruster
4
-8
/
+28
2021-09-25
qapi: Convert simple union InputEvent to flat one
Markus Armbruster
1
-4
/
+38
2021-09-25
qapi: Convert simple union KeyValue to flat one
Markus Armbruster
1
-2
/
+28
2021-09-25
qapi: Stop enforcing "type name should not end in 'Kind'
Markus Armbruster
5
-8
/
+3
2021-09-25
qapi: Tidy up unusual line breaks
Markus Armbruster
4
-24
/
+24
2021-09-24
hw/nvme: Return error for fused operations
Pankaj Raghav
1
-0
/
+8
2021-09-24
hw/nvme: fix verification of select field in namespace attachment
Naveen Nagar
2
-3
/
+17
2021-09-24
hw/nvme: fix validation of ASQ and ACQ
Klaus Jensen
2
-10
/
+0
2021-09-23
linux-user/aarch64: Use force_sig_fault()
Peter Maydell
1
-25
/
+8
2021-09-23
linux-user/arm: Use force_sig_fault()
Peter Maydell
1
-38
/
+15
2021-09-23
linux-user: Provide new force_sig_fault() function
Peter Maydell
2
-0
/
+18
2021-09-23
linux-user: Zero out target_siginfo_t in force_sig()
Peter Maydell
1
-1
/
+1
2021-09-23
linux-user/arm: Use force_sig() to deliver fpa11 emulation SIGFPE
Peter Maydell
1
-7
/
+4
2021-09-23
linux-user/arm: Set siginfo_t addr field for SIGTRAP signals
Peter Maydell
1
-0
/
+1
2021-09-23
linux-user/aarch64: Set siginfo_t addr field for SIGTRAP signals
Peter Maydell
1
-0
/
+1
2021-09-21
tcg/riscv: Remove add with zero on user-only memory access
Richard Henderson
1
-8
/
+2
2021-09-21
hw/core: Make do_unaligned_access noreturn
Richard Henderson
12
-21
/
+23
2021-09-21
tcg/sparc: Introduce tcg_out_mov_delay
Richard Henderson
1
-6
/
+15
2021-09-21
tcg/sparc: Drop inline markers
Richard Henderson
1
-23
/
+22
2021-09-21
tcg/mips: Drop special alignment for code_gen_buffer
Richard Henderson
1
-91
/
+0
2021-09-21
tcg/mips: Unset TCG_TARGET_HAS_direct_jump
Richard Henderson
2
-25
/
+10
2021-09-21
tcg/mips: Allow JAL to be out of range in tcg_out_bswap_subr
Richard Henderson
1
-2
/
+4
2021-09-21
tcg/mips: Drop inline markers
Richard Henderson
1
-49
/
+27
2021-09-21
accel/tcg: Restrict cpu_handle_halt() to sysemu
Philippe Mathieu-Daudé
1
-2
/
+4
2021-09-21
include/exec: Move cpu_signal_handler declaration
Richard Henderson
22
-89
/
+13
2021-09-21
target/arm: Optimize MVE 1op-immediate insns
Peter Maydell
1
-5
/
+21
2021-09-21
target/arm: Optimize MVE VSLI and VSRI
Peter Maydell
1
-2
/
+2
2021-09-21
target/arm: Optimize MVE VSHLL and VMOVL
Peter Maydell
1
-8
/
+59
2021-09-21
target/arm: Optimize MVE VSHL, VSHR immediate forms
Peter Maydell
1
-20
/
+63
2021-09-21
target/arm: Optimize MVE VMVN
Peter Maydell
1
-1
/
+1
2021-09-21
target/arm: Optimize MVE VDUP
Peter Maydell
1
-4
/
+8
2021-09-21
target/arm: Optimize MVE VNEG, VABS
Peter Maydell
1
-10
/
+22
2021-09-21
target/arm: Optimize MVE arithmetic ops
Peter Maydell
1
-9
/
+11
2021-09-21
target/arm: Optimize MVE logic ops
Peter Maydell
1
-15
/
+36
2021-09-21
target/arm: Add TB flag for "MVE insns not predicated"
Peter Maydell
7
-9
/
+92
2021-09-21
target/arm: Enforce that FPDSCR.LTPSIZE is 4 on inbound migration
Peter Maydell
1
-0
/
+13
2021-09-21
target/arm: Avoid goto_tb if we're trying to exit to the main loop
Peter Maydell
1
-1
/
+33
2021-09-21
hvf: arm: Add rudimentary PMC support
Alexander Graf
1
-0
/
+179
2021-09-21
arm: Add Hypervisor.framework build target
Alexander Graf
3
-0
/
+12
2021-09-21
hvf: arm: Implement PSCI handling
Alexander Graf
3
-7
/
+139
2021-09-21
hvf: arm: Implement -cpu host
Peter Maydell
5
-6
/
+124
2021-09-21
arm/hvf: Add a WFI handler
Peter Collingbourne
3
-3
/
+82
2021-09-21
hw/riscv: opentitan: Correct the USB Dev address
Alistair Francis
1
-1
/
+1
2021-09-21
target/riscv: csr: Rename HCOUNTEREN_CY and friends
Bin Meng
2
-16
/
+16
2021-09-21
target/riscv: Backup/restore mstatus.SD bit when virtual register swapped
Frank Chang
1
-1
/
+2
2021-09-21
docs/system/riscv: sifive_u: Update U-Boot instructions
Bin Meng
1
-23
/
+26
[next]