summary refs log tree commit diff stats
path: root/scripts/qapi/source.py (unfollow)
Commit message (Expand)AuthorFilesLines
2021-05-14pc-bios/s390-ccw: Fix inline assembly for older versions of ClangThomas Huth4-8/+8
2021-05-14tests/qtest/migration-test: Use g_autofree to avoid leaks on error pathsPeter Maydell1-41/+20
2021-05-14configure: Poison all current target-specific #definesThomas Huth3-1/+10
2021-05-14migration: Move populate_vfio_info() into a separate fileThomas Huth4-16/+29
2021-05-14include/sysemu: Poison all accelerator CONFIG switches in common codeThomas Huth4-0/+16
2021-05-14tests: Avoid side effects inside g_assert() argumentsPeter Maydell2-3/+6
2021-05-14tests/qtest/rtc-test: Remove pointless NULL checkPeter Maydell1-4/+2
2021-05-14tests/qtest/tpm-util.c: Free memory with correct free functionPeter Maydell1-2/+2
2021-05-14tests/migration-test: Fix "true" vs trueDr. David Alan Gilbert1-7/+7
2021-05-14tests/qtest/npcm7xx_pwm-test.c: Avoid g_assert_true() for non-test assertionsPeter Maydell1-2/+2
2021-05-14tests/qtest/ahci-test.c: Calculate iso_size with 64-bit arithmeticPeter Maydell1-2/+2
2021-05-14util/compatfd.c: Replaced a malloc call with g_malloc.Mahmoud Mandour1-6/+2
2021-05-14libqtest: refuse QTEST_QEMU_BINARY=qemu-kvmStefan Hajnoczi1-1/+8
2021-05-14docs/devel/qgraph: add troubleshooting informationStefan Hajnoczi1-0/+58
2021-05-14libqos/qgraph: fix "UNAVAILBLE" typoStefan Hajnoczi1-1/+1
2021-05-14gitlab-ci: Replace YAML anchors by extends (native_test_job)Philippe Mathieu-Daudé1-20/+20
2021-05-14gitlab-ci: Replace YAML anchors by extends (native_build_job)Philippe Mathieu-Daudé1-32/+32
2021-05-14gitlab-ci: Replace YAML anchors by extends (container_job)Philippe Mathieu-Daudé1-38/+38
2021-05-14tests/docker/dockerfiles: Add ccache to containers where it was missingThomas Huth5-0/+5
2021-05-12Drop the deprecated unicore32 targetMarkus Armbruster42-4582/+16
2021-05-12Drop the deprecated lm32 targetMarkus Armbruster150-12234/+17
2021-05-12block: Drop the sheepdog block driverMarkus Armbruster17-3593/+14
2021-05-12Remove the deprecated moxie targetThomas Huth38-1987/+13
2021-05-12monitor/qmp: fix race on CHR_EVENT_CLOSED without OOBStefan Reiter1-18/+22
2021-05-12coverity-scan: list components, move model to scripts/coverity-scanPaolo Bonzini2-0/+154
2021-05-12configure: fix detection of gdbus-codegenPaolo Bonzini1-1/+3
2021-05-12qemu-option: support accept-any QemuOptsList in qemu_opts_absorb_qdictPaolo Bonzini1-1/+2
2021-05-11hw/block/pflash_cfi02: Do not create aliases when not necessaryPhilippe Mathieu-Daudé1-2/+6
2021-05-11hw/block/pflash_cfi02: Set romd mode in pflash_cfi02_realize()Philippe Mathieu-Daudé1-1/+1
2021-05-11target/riscv: Fix the RV64H decode commentAlistair Francis1-1/+1
2021-05-11target/riscv: Consolidate RV32/64 16-bit instructionsAlistair Francis5-72/+39
2021-05-11target/riscv: Consolidate RV32/64 32-bit instructionsAlistair Francis14-150/+166
2021-05-11target/riscv: Remove an unused CASE_OP_32_64 macroAlistair Francis1-6/+0
2021-05-11target/riscv: Remove the unused HSTATUS_WPRI macroAlistair Francis1-6/+0
2021-05-11target/riscv: Remove the hardcoded SATP_MODE macroAlistair Francis4-28/+56
2021-05-11target/riscv: Remove the hardcoded MSTATUS_SD macroAlistair Francis3-14/+27
2021-05-11target/riscv: Remove the hardcoded HGATP_MODE macroAlistair Francis2-20/+15
2021-05-11target/riscv: Remove the hardcoded SSTATUS_SD macroAlistair Francis2-7/+8
2021-05-11target/riscv: Remove the hardcoded RVXLEN macroAlistair Francis2-7/+5
2021-05-11target/riscv: fix a typo with interrupt namesEmmanuel Blot1-1/+1
2021-05-11fpu/softfloat: set invalid excp flag for RISC-V muladd instructionsFrank Chang1-0/+6
2021-05-11hw/riscv: Fix OT IBEX reset vectorAlexander Wagner1-1/+1
2021-05-11target/riscv: fix exception index on instruction access faultEmmanuel Blot1-1/+3
2021-05-11target/riscv: fix vrgather macro index variable type bugFrank Chang1-2/+4
2021-05-11target/riscv: Add ePMP support for the Ibex CPUAlistair Francis1-0/+1
2021-05-11target/riscv/pmp: Remove outdated commentAlistair Francis1-4/+0
2021-05-11target/riscv: Add a config option for ePMPHou Weiying2-0/+11
2021-05-11target/riscv: Implementation of enhanced PMP (ePMP)Hou Weiying1-8/+146
2021-05-11target/riscv: Add ePMP CSR access functionsHou Weiying5-0/+76
2021-05-11target/riscv: Add the ePMP featureAlistair Francis1-0/+1