summary refs log tree commit diff stats
path: root/scripts/qapi/source.py (unfollow)
Commit message (Expand)AuthorFilesLines
2021-09-21target/riscv: Backup/restore mstatus.SD bit when virtual register swappedFrank Chang1-1/+2
2021-09-21docs/system/riscv: sifive_u: Update U-Boot instructionsBin Meng1-23/+26
2021-09-21hw/dma: sifive_pdma: don't set Control.error if 0 bytes to transferFrank Chang1-6/+6
2021-09-21hw/dma: sifive_pdma: allow non-multiple transaction size transactionsGreen Wan1-6/+10
2021-09-21hw/dma: sifive_pdma: claim bit must be set before DMA transactionsFrank Chang1-0/+9
2021-09-21hw/dma: sifive_pdma: reset Next* registers when Control.claim is setFrank Chang1-0/+19
2021-09-21hw/riscv: virt: Add optional ACLINT support to virt machineAnup Patel3-1/+124
2021-09-21hw/riscv: virt: Re-factor FDT generationAnup Patel1-200/+327
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel8-156/+339
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel11-15/+15
2021-09-21sifive_u: Connect the SiFive PWM deviceAlistair Francis4-2/+69
2021-09-21hw/timer: Add SiFive PWM supportAlistair Francis5-0/+540
2021-09-21hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO linesAlistair Francis3-5/+17
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis7-12/+33
2021-09-21hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis3-11/+16
2021-09-21hw/intc: sifive_clint: Use RISC-V CPU GPIO linesAlistair Francis2-20/+50
2021-09-21target/riscv: Expose interrupt pending bits as GPIO linesAlistair Francis1-0/+30
2021-09-21target/riscv: Fix satp writeLIU Zhiwei1-1/+1
2021-09-21target/riscv: Update the ePMP CSR addressAlistair Francis2-2/+3
2021-09-17virtio-net: fix use after unmap/free for sgJason Wang1-7/+32
2021-09-17ebpf: only include in system emulatorsPaolo Bonzini1-1/+1
2021-09-16python: pylint 2.11 supportJohn Snow1-1/+1
2021-09-16python: Update for pylint 2.10John Snow2-1/+7
2021-09-16linux-user: Check lock_user result for ip_mreq_source sockoptsPeter Maydell1-0/+3
2021-09-16virtiofsd: Reverse req_list before processing itSergio Lopez1-0/+1
2021-09-16tools/virtiofsd: Add fstatfs64 syscall to the seccomp allowlistThomas Huth1-0/+1
2021-09-16target/sparc: Make sparc_cpu_dump_state() staticPhilippe Mathieu-Daudé2-2/+1
2021-09-16target/avr: Fix compiler errors (-Werror=enum-conversion)Stefan Weil1-5/+3
2021-09-16hw/vfio: Fix typo in commentsCai Huoqing4-6/+6
2021-09-16intel_iommu: Fix typo in commentsCai Huoqing1-4/+4
2021-09-16target/i386: spelling: occured=>occurred, mininum=>minimumMichael Tokarev2-2/+2
2021-09-15qemu-img: Add -F shorthand to convertEric Blake4-7/+11
2021-09-15qcow2-refcount: check_refblocks(): add separate message for reservedVladimir Sementsov-Ogievskiy2-1/+10
2021-09-15qcow2-refcount: check_refcounts_l1(): check reserved bitsVladimir Sementsov-Ogievskiy2-0/+7
2021-09-15qcow2-refcount: improve style of check_refcounts_l1()Vladimir Sementsov-Ogievskiy1-48/+50
2021-09-15qcow2-refcount: check_refcounts_l2(): check reserved bitsVladimir Sementsov-Ogievskiy2-1/+14
2021-09-15qcow2-refcount: check_refcounts_l2(): check l2_bitmapVladimir Sementsov-Ogievskiy1-2/+26
2021-09-15qcow2-refcount: fix_l2_entry_by_zero(): also zero L2 entry bitmapVladimir Sementsov-Ogievskiy1-3/+15
2021-09-15qcow2-refcount: introduce fix_l2_entry_by_zero()Vladimir Sementsov-Ogievskiy1-27/+60
2021-09-15qcow2: introduce qcow2_parse_compressed_l2_entry() helperVladimir Sementsov-Ogievskiy4-27/+36
2021-09-15qcow2: compressed read: simplify cluster descriptor passingVladimir Sementsov-Ogievskiy3-9/+9
2021-09-15qcow2-refcount: improve style of check_refcounts_l2()Vladimir Sementsov-Ogievskiy1-23/+24
2021-09-15gitlab-ci: Mark manual-only jobs as allow_failurePeter Maydell1-0/+16
2021-09-15qemu-img: Allow target be aligned to sector sizeHanna Reitz1-0/+8
2021-09-15qcow2: handle_dependencies(): relax conflict detectionVladimir Sementsov-Ogievskiy3-3/+17
2021-09-15qcow2: refactor handle_dependencies() loop bodyVladimir Sementsov-Ogievskiy1-21/+28
2021-09-15simplebench: add img_bench_templater.pyVladimir Sementsov-Ogievskiy2-0/+157
2021-09-15block: bdrv_inactivate_recurse(): check for permissions and fix crashVladimir Sementsov-Ogievskiy2-1/+9
2021-09-15tests: add migrate-during-backupVladimir Sementsov-Ogievskiy2-0/+102
2021-09-15block/mirror: fix NULL pointer dereference in mirror_wait_on_conflicts()Stefano Garzarella1-9/+16