diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2020-05-22 00:28:27 +0200 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2020-05-22 00:38:40 +0200 |
| commit | 6516070ad0a69e4ef1beb1c3e94725bb5779a703 (patch) | |
| tree | 86ecba64a3606efb944acb91a320f49e86cf7517 | |
| parent | 65ab7b8ce226c37be4e22190e16a86fa9bb9c37f (diff) | |
| download | miasm-6516070ad0a69e4ef1beb1c3e94725bb5779a703.tar.gz miasm-6516070ad0a69e4ef1beb1c3e94725bb5779a703.zip | |
Fix tipo
Diffstat (limited to '')
| -rw-r--r-- | .codespell_ignore | 1 | ||||
| -rw-r--r-- | README.md | 7 | ||||
| -rw-r--r-- | miasm/analysis/gdbserver.py | 4 | ||||
| -rw-r--r-- | miasm/arch/arm/sem.py | 2 | ||||
| -rw-r--r-- | miasm/arch/mep/sem.py | 2 | ||||
| -rw-r--r-- | miasm/expression/expression.py | 4 | ||||
| -rw-r--r-- | miasm/ir/ir.py | 2 | ||||
| -rw-r--r-- | miasm/ir/symbexec.py | 2 | ||||
| -rw-r--r-- | miasm/ir/translators/z3_ir.py | 2 | ||||
| -rw-r--r-- | miasm/jitter/bn.h | 2 | ||||
| -rw-r--r-- | miasm/loader/pe.py | 6 | ||||
| -rw-r--r-- | miasm/os_dep/linux/syscall.py | 2 | ||||
| -rw-r--r-- | test/utils/testset.py | 2 |
13 files changed, 16 insertions, 22 deletions
diff --git a/.codespell_ignore b/.codespell_ignore index a7423acd..5e7feec6 100644 --- a/.codespell_ignore +++ b/.codespell_ignore @@ -10,3 +10,4 @@ daa od blocs fpr +seh diff --git a/README.md b/README.md index a4c55a20..f80d02a3 100644 --- a/README.md +++ b/README.md @@ -616,10 +616,3 @@ Books * [Practical Reverse Engineering: X86, X64, Arm, Windows Kernel, Reversing Tools, and Obfuscation](http://eu.wiley.com/WileyCDA/WileyTitle/productCd-1118787315,subjectCd-CSJ0.html): Introduction to Miasm (Chapter 5 "Obfuscation") * [BlackHat Python - Appendix](https://github.com/oreilly-japan/black-hat-python-jp-support/tree/master/appendix-A): Japan security book's samples - - -Misc -==== - -* Man, does miasm has a link with rr0d? -* Yes! crappy code and uggly documentation. diff --git a/miasm/analysis/gdbserver.py b/miasm/analysis/gdbserver.py index ac58cdad..b45e9f35 100644 --- a/miasm/analysis/gdbserver.py +++ b/miasm/analysis/gdbserver.py @@ -251,8 +251,8 @@ class GdbServer(object): else: raise NotImplementedError("Unknown Except") elif isinstance(ret, debugging.DebugBreakpointTerminate): - # Connexion should close, but keep it running as a TRAP - # The connexion will be close on instance destruction + # Connection should close, but keep it running as a TRAP + # The connection will be close on instance destruction print(ret) self.status = b"S05" self.send_queue.append(b"S05") diff --git a/miasm/arch/arm/sem.py b/miasm/arch/arm/sem.py index a0ee8d66..8389964d 100644 --- a/miasm/arch/arm/sem.py +++ b/miasm/arch/arm/sem.py @@ -2014,7 +2014,7 @@ class ir_arml(IntermediateRepresentation): index += 1 instr = block.lines[index] - # Add conditionnal jump to current irblock + # Add conditional jump to current irblock loc_do = self.loc_db.add_location() loc_next = self.get_next_loc_key(instr) diff --git a/miasm/arch/mep/sem.py b/miasm/arch/mep/sem.py index c1585d35..df484ab5 100644 --- a/miasm/arch/mep/sem.py +++ b/miasm/arch/mep/sem.py @@ -334,7 +334,7 @@ if False: def sltu3(r0, rn, rm_or_imm5): """SLTU3 - Set on less than (unsigned).""" - # if (Rn<Rm) R0<-1 else R0<-0 (Unigned) + # if (Rn<Rm) R0<-1 else R0<-0 (Unsigned) # if (Rn<ZeroExt(imm5)) R0<-1 else R0<-0(Unsigned) r0 = i32(1) if compute_u_inf(rn, rm_or_imm5) else i32(0) diff --git a/miasm/expression/expression.py b/miasm/expression/expression.py index ef05a2b6..c2bf5b8b 100644 --- a/miasm/expression/expression.py +++ b/miasm/expression/expression.py @@ -727,8 +727,8 @@ class Expr(object): def visit(self, callback): """ - Apply callbak to all sub expression of @self - This function keeps a cache to avoid rerunning @callbak on common sub + Apply callback to all sub expression of @self + This function keeps a cache to avoid rerunning @callback on common sub expressions. @callback: fn(Expr) -> Expr diff --git a/miasm/ir/ir.py b/miasm/ir/ir.py index 9b2e4ba0..3219b5fc 100644 --- a/miasm/ir/ir.py +++ b/miasm/ir/ir.py @@ -885,7 +885,7 @@ class IntermediateRepresentation(object): return irblock def is_pc_written(self, block): - """Return the first Assignblk of the @blockin which PC is written + """Return the first Assignblk of the @block in which PC is written @block: IRBlock instance""" all_pc = viewvalues(self.arch.pc) for assignblk in block: diff --git a/miasm/ir/symbexec.py b/miasm/ir/symbexec.py index 65ddde3b..8c6245b8 100644 --- a/miasm/ir/symbexec.py +++ b/miasm/ir/symbexec.py @@ -121,7 +121,7 @@ class MemArray(MutableMapping): content relatively to an integer offset from *base*. The value associated to a given offset is a description of the slice of a - stored expression. The slice size depends on the configutation of the + stored expression. The slice size depends on the configuration of the MemArray. For example, for a slice size of 8 bits, the assignment: - @32[EAX+0x10] = EBX diff --git a/miasm/ir/translators/z3_ir.py b/miasm/ir/translators/z3_ir.py index 6b706770..1a36e94e 100644 --- a/miasm/ir/translators/z3_ir.py +++ b/miasm/ir/translators/z3_ir.py @@ -15,7 +15,7 @@ log.addHandler(console_handler) log.setLevel(logging.WARNING) class Z3Mem(object): - """Memory abstration for TranslatorZ3. Memory elements are only accessed, + """Memory abstraction for TranslatorZ3. Memory elements are only accessed, never written. To give a concrete value for a given memory cell in a solver, add "mem32.get(address, size) == <value>" constraints to your equation. The endianness of memory accesses is handled accordingly to the "endianness" diff --git a/miasm/jitter/bn.h b/miasm/jitter/bn.h index 1aa6b432..8c4a8ba1 100644 --- a/miasm/jitter/bn.h +++ b/miasm/jitter/bn.h @@ -35,7 +35,7 @@ Code slightly modified to support ast generation calculus style from Expr. #include <assert.h> -/* This macro defines the word size in bytes of the array that constitues the big-number data structure. */ +/* This macro defines the word size in bytes of the array that constitutes the big-number data structure. */ #ifndef WORD_SIZE #define WORD_SIZE 4 #endif diff --git a/miasm/loader/pe.py b/miasm/loader/pe.py index c402715a..2d257906 100644 --- a/miasm/loader/pe.py +++ b/miasm/loader/pe.py @@ -1326,7 +1326,7 @@ class DirRes(CStruct): # data dir off = entry.offsettodata if not 0 <= off < len(raw): - log.warn('bad resrouce entry') + log.warn('bad resource entry') continue data = ResDataEntry.unpack(raw, off, @@ -1340,7 +1340,7 @@ class DirRes(CStruct): log.warn('warning recusif subdir') continue if not 0 <= off < len(self.parent_head.img_rva): - log.warn('bad resrouce entry') + log.warn('bad resource entry') continue subdir, length = ResDesc_e.unpack_l(raw, off, @@ -1352,7 +1352,7 @@ class DirRes(CStruct): ResEntry, nbr) except RuntimeError: - log.warn('bad resrouce entry') + log.warn('bad resource entry') continue entry.subdir = subdir diff --git a/miasm/os_dep/linux/syscall.py b/miasm/os_dep/linux/syscall.py index 3b1275aa..acebe2cb 100644 --- a/miasm/os_dep/linux/syscall.py +++ b/miasm/os_dep/linux/syscall.py @@ -681,7 +681,7 @@ def sys_x86_64_connect(jitter, linux_env): log.debug("sys_connect(%x, %r, %x)", fd, raddr, addrlen) # Stub - # Always refuse the connexion + # Always refuse the connection jitter.cpu.RAX = -1 diff --git a/test/utils/testset.py b/test/utils/testset.py index eee0e6f7..2bdb7450 100644 --- a/test/utils/testset.py +++ b/test/utils/testset.py @@ -203,7 +203,7 @@ class TestSet(object): try: os.remove(product) except OSError: - print("Cleanning error: Unable to remove %s" % product) + print("Cleaning error: Unable to remove %s" % product) def add_additional_args(self, args): """Add arguments to used on the test command line |