diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2017-04-04 22:07:58 +0200 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2017-04-04 22:07:58 +0200 |
| commit | 1a9c577b6fa590182dc945c7f265cf4668da6df4 (patch) | |
| tree | a1883155b7bc8eb4d4e0cd961d7e37411de89120 | |
| parent | 1743947af1df52311053c81d7b810025c6f15577 (diff) | |
| download | miasm-1a9c577b6fa590182dc945c7f265cf4668da6df4.tar.gz miasm-1a9c577b6fa590182dc945c7f265cf4668da6df4.zip | |
Jitter/arm: dump gpregs 32 bit output
| -rw-r--r-- | miasm2/jitter/arch/JitCore_arm.c | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/miasm2/jitter/arch/JitCore_arm.c b/miasm2/jitter/arch/JitCore_arm.c index 0d7caeec..869a9a7c 100644 --- a/miasm2/jitter/arch/JitCore_arm.c +++ b/miasm2/jitter/arch/JitCore_arm.c @@ -117,13 +117,13 @@ PyObject * cpu_init_regs(JitCpu* self) void dump_gpregs(vm_cpu_t* vmcpu) { - printf("R0 %.16"PRIX32" R1 %.16"PRIX32" R2 %.16"PRIX32" R3 %.16"PRIX32" ", + printf("R0 %.8"PRIX32" R1 %.8"PRIX32" R2 %.8"PRIX32" R3 %.8"PRIX32" ", vmcpu->R0, vmcpu->R1, vmcpu->R2, vmcpu->R3); - printf("R4 %.16"PRIX32" R5 %.16"PRIX32" R6 %.16"PRIX32" R7 %.16"PRIX32"\n", + printf("R4 %.8"PRIX32" R5 %.8"PRIX32" R6 %.8"PRIX32" R7 %.8"PRIX32"\n", vmcpu->R4, vmcpu->R5, vmcpu->R6, vmcpu->R7); - printf("R8 %.16"PRIX32" R9 %.16"PRIX32" R10 %.16"PRIX32" R11 %.16"PRIX32" ", + printf("R8 %.8"PRIX32" R9 %.8"PRIX32" R10 %.8"PRIX32" R11 %.8"PRIX32" ", vmcpu->R8, vmcpu->R9, vmcpu->R10, vmcpu->R11); - printf("R12 %.16"PRIX32" SP %.16"PRIX32" LR %.16"PRIX32" PC %.16"PRIX32" ", + printf("R12 %.8"PRIX32" SP %.8"PRIX32" LR %.8"PRIX32" PC %.8"PRIX32" ", vmcpu->R12, vmcpu->SP, vmcpu->LR, vmcpu->PC); printf("zf %"PRIX32" nf %"PRIX32" of %"PRIX32" cf %"PRIX32"\n", vmcpu->zf, vmcpu->nf, vmcpu->of, vmcpu->cf); |