about summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorAjax <commial@gmail.com>2015-02-17 17:26:26 +0100
committerCamille Mougey <camille.mougey@cea.fr>2015-02-17 17:46:36 +0100
commite3a85d39b5b9c2ce448d4f488e25e6a5a97aa52e (patch)
tree27011127f194df5b59bf1cef677973c5b93916fa
parent2ea2f7f190bd01c8080f82bedffca45928f73a5b (diff)
downloadmiasm-e3a85d39b5b9c2ce448d4f488e25e6a5a97aa52e.tar.gz
miasm-e3a85d39b5b9c2ce448d4f488e25e6a5a97aa52e.zip
Mips32/Sem: Remove wildcard-import from `regs`
-rw-r--r--miasm2/arch/mips32/sem.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/miasm2/arch/mips32/sem.py b/miasm2/arch/mips32/sem.py
index 932ba58b..bfccc343 100644
--- a/miasm2/arch/mips32/sem.py
+++ b/miasm2/arch/mips32/sem.py
@@ -1,7 +1,7 @@
 from miasm2.expression.expression import *
 from miasm2.ir.ir import ir, irbloc
 from miasm2.arch.mips32.arch import mn_mips32
-from miasm2.arch.mips32.regs import *
+from miasm2.arch.mips32.regs import R_LO, R_HI, PC, RA
 
 def addiu(ir, instr, a, b, c):
     """Adds a register @b and a sign-extended immediate value @c and stores the