diff options
| author | THUzxj <1312144019@qq.com> | 2021-03-23 08:28:47 +0800 |
|---|---|---|
| committer | THUzxj <1312144019@qq.com> | 2021-03-23 08:28:47 +0800 |
| commit | 108db50cca973c2a7ecc824c322293809e41c574 (patch) | |
| tree | d50d2e8c255a40e84176f877f65702d523673c29 /miasm/arch/mips32/sem.py | |
| parent | c8b4b67fd82b929df890993414f1940681862630 (diff) | |
| download | miasm-108db50cca973c2a7ecc824c322293809e41c574.tar.gz miasm-108db50cca973c2a7ecc824c322293809e41c574.zip | |
Fix sb & sh instruction in MIPS32 #1361
Diffstat (limited to '')
| -rw-r--r-- | miasm/arch/mips32/sem.py | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/miasm/arch/mips32/sem.py b/miasm/arch/mips32/sem.py index 92302fa1..9953a96f 100644 --- a/miasm/arch/mips32/sem.py +++ b/miasm/arch/mips32/sem.py @@ -212,16 +212,16 @@ def slt(arg1, arg2, arg3): def l_sub(arg1, arg2, arg3): arg1 = arg2 - arg3 -def sb(arg1, arg2): +def sb(ir, instr, arg1, arg2): """The least significant byte of @arg1 is stored at the specified address @arg2.""" e = [] - e.append(m2_expr.ExprMem(arg2.ptr, 8), arg1[:8]) + e.append(m2_expr.ExprAssign(m2_expr.ExprMem(arg2.ptr, 8), arg1[:8])) return e, [] -def sh(arg1, arg2): +def sh(ir, instr, arg1, arg2): e = [] - e.append(m2_expr.ExprMem(arg2.ptr, 16), arg1[:16]) + e.append(m2_expr.ExprAssign(m2_expr.ExprMem(arg2.ptr, 16), arg1[:16])) return e, [] @sbuild.parse |