about summary refs log tree commit diff stats
path: root/miasm2/arch/arm/arch.py
diff options
context:
space:
mode:
authorAjax <commial@gmail.com>2018-06-21 17:33:47 +0200
committerAjax <commial@gmail.com>2018-06-21 17:33:47 +0200
commitb8d5b255bad4b03c57356c9af474e6d8a12105db (patch)
tree1fdea855e3bd266343e4d330af5ac686d53fc240 /miasm2/arch/arm/arch.py
parent98a60ebb7366cda9774fc0511185602cada1833b (diff)
downloadmiasm-b8d5b255bad4b03c57356c9af474e6d8a12105db.tar.gz
miasm-b8d5b255bad4b03c57356c9af474e6d8a12105db.zip
Code cleaning: remove useless / commented code
Diffstat (limited to 'miasm2/arch/arm/arch.py')
-rw-r--r--miasm2/arch/arm/arch.py6
1 files changed, 0 insertions, 6 deletions
diff --git a/miasm2/arch/arm/arch.py b/miasm2/arch/arm/arch.py
index 17b57ba4..624642cf 100644
--- a/miasm2/arch/arm/arch.py
+++ b/miasm2/arch/arm/arch.py
@@ -1038,16 +1038,12 @@ class arm_op2(arm_arg):
         shift_kind = shift & 1
         shift_type = (shift >> 1) & 3
         shift >>= 3
-        # print self.parent.immop.value, hex(shift), hex(shift_kind),
-        # hex(shift_type)
         if shift_kind:
             # shift kind is reg
             if shift & 1:
-                # log.debug('error in shift1')
                 return False
             rs = shift >> 1
             if rs == 0xf:
-                # log.debug('error in shift2')
                 return False
             shift_op = regs_expr[rs]
         else:
@@ -2155,12 +2151,10 @@ class armt_rlist_pclr(armt_rlist):
         reg_l = list(e.args)
         self.parent.pclr.value = 0
         if self.parent.pp.value == 0:
-            # print 'push'
             if regs_expr[14] in reg_l:
                 reg_l.remove(regs_expr[14])
                 self.parent.pclr.value = 1
         else:
-            # print 'pop',
             if regs_expr[15] in reg_l:
                 reg_l.remove(regs_expr[15])
                 self.parent.pclr.value = 1