diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2017-12-15 11:20:09 +0100 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2018-05-02 11:07:42 +0200 |
| commit | 919178aa0d80aafa701315ad028e85b61c952c1e (patch) | |
| tree | 2ca1a9d32afaf0eb571dda4c3b791e429a709abc /miasm2/arch/mips32/arch.py | |
| parent | 6eace70b4ef781d77d4ad61c2b454ed21fffc7ca (diff) | |
| download | miasm-919178aa0d80aafa701315ad028e85b61c952c1e.tar.gz miasm-919178aa0d80aafa701315ad028e85b61c952c1e.zip | |
Update Mips runtime
Diffstat (limited to '')
| -rw-r--r-- | miasm2/arch/mips32/arch.py | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/miasm2/arch/mips32/arch.py b/miasm2/arch/mips32/arch.py index 3abdc053..86e91dee 100644 --- a/miasm2/arch/mips32/arch.py +++ b/miasm2/arch/mips32/arch.py @@ -605,6 +605,8 @@ bs_bcc = cpu.bs_name(l=5, name = {"BGEZ": 0b00001, }) +bs_code = cpu.bs(l=10) + mips32op("addi", [cpu.bs('001000'), rs, rt, s16imm], [rt, rs, s16imm]) mips32op("addiu", [cpu.bs('001001'), rs, rt, s16imm], [rt, rs, s16imm]) @@ -740,3 +742,7 @@ mips32op("tlbp", [cpu.bs('010000'), cpu.bs('1'), cpu.bs('0'*19), cpu.bs('001000')]) mips32op("tlbwi", [cpu.bs('010000'), cpu.bs('1'), cpu.bs('0'*19), cpu.bs('000010')]) + + +mips32op("teq", [cpu.bs('000000'), rs, rt, bs_code, cpu.bs('110100')], + [rs, rt]) |