diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2018-10-12 13:49:37 +0200 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2018-10-12 13:49:37 +0200 |
| commit | 9503c250c5524a6c388aba032be4e34517b358f9 (patch) | |
| tree | cb9ddd00da3917c31b570b5b9ca849ac4803c55c /miasm2/arch/mips32/sem.py | |
| parent | 3cd3675165cd96c030401fbb1e6392898507a71b (diff) | |
| download | miasm-9503c250c5524a6c388aba032be4e34517b358f9.tar.gz miasm-9503c250c5524a6c388aba032be4e34517b358f9.zip | |
Expression: replace arg by ptr in ExprMem
Diffstat (limited to 'miasm2/arch/mips32/sem.py')
| -rw-r--r-- | miasm2/arch/mips32/sem.py | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/miasm2/arch/mips32/sem.py b/miasm2/arch/mips32/sem.py index a603e7c3..a57d2200 100644 --- a/miasm2/arch/mips32/sem.py +++ b/miasm2/arch/mips32/sem.py @@ -64,18 +64,18 @@ def l_b(arg1): def lbu(arg1, arg2): """A byte is loaded (unsigned extended) into a register @arg1 from the specified address @arg2.""" - arg1 = mem8[arg2.arg].zeroExtend(32) + arg1 = mem8[arg2.ptr].zeroExtend(32) @sbuild.parse def lhu(arg1, arg2): """A word is loaded (unsigned extended) into a register @arg1 from the specified address @arg2.""" - arg1 = mem16[arg2.arg].zeroExtend(32) + arg1 = mem16[arg2.ptr].zeroExtend(32) @sbuild.parse def lb(arg1, arg2): "A byte is loaded into a register @arg1 from the specified address @arg2." - arg1 = mem8[arg2.arg].signExtend(32) + arg1 = mem8[arg2.ptr].signExtend(32) @sbuild.parse def beq(arg1, arg2, arg3): @@ -174,11 +174,11 @@ def l_sub(arg1, arg2, arg3): def sb(arg1, arg2): """The least significant byte of @arg1 is stored at the specified address @arg2.""" - mem8[arg2.arg] = arg1[:8] + mem8[arg2.ptr] = arg1[:8] @sbuild.parse def sh(arg1, arg2): - mem16[arg2.arg] = arg1[:16] + mem16[arg2.ptr] = arg1[:16] @sbuild.parse def movn(arg1, arg2, arg3): |