about summary refs log tree commit diff stats
path: root/miasm2/arch/msp430/regs.py
diff options
context:
space:
mode:
authorajax <devnull@localhost>2014-06-16 18:52:37 +0200
committerajax <devnull@localhost>2014-06-16 18:52:37 +0200
commit2e69973e85db816ad0357c879ceb5643c05f50e0 (patch)
treef7cadfb2f7ec54a821bae1a70e24bcd56d7c11d5 /miasm2/arch/msp430/regs.py
parent4d63f0d1a6280bd03e3061744e352cc81636f112 (diff)
downloadmiasm-2e69973e85db816ad0357c879ceb5643c05f50e0.tar.gz
miasm-2e69973e85db816ad0357c879ceb5643c05f50e0.zip
Archs: Introduce "all_regs_id_no_alias", a list of all main registers without their aliases
Diffstat (limited to '')
-rw-r--r--miasm2/arch/msp430/regs.py2
1 files changed, 2 insertions, 0 deletions
diff --git a/miasm2/arch/msp430/regs.py b/miasm2/arch/msp430/regs.py
index 7a389ae1..ea86e1fc 100644
--- a/miasm2/arch/msp430/regs.py
+++ b/miasm2/arch/msp430/regs.py
@@ -89,6 +89,8 @@ all_regs_ids = [
     cpuoff, gie, osc, scg0, scg1, res,
 ]
 
+all_regs_ids_no_alias = all_regs_ids
+
 all_regs_ids_byname = dict([(x.name, x) for x in all_regs_ids])
 
 all_regs_ids_init = [PC_init, SP_init, SR_init, R3_init,