diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2016-07-11 13:58:38 +0200 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2016-08-30 15:54:28 +0200 |
| commit | 4a6c2dbd7e515d72031b2b6b998faa62ac50faab (patch) | |
| tree | 9fd137d631c1584baf9b135d52ee2b772c9376e6 /miasm2/jitter/codegen.py | |
| parent | fb7501f4bb0bc77a0262ad4894732e4de6ccb2b2 (diff) | |
| download | miasm-4a6c2dbd7e515d72031b2b6b998faa62ac50faab.tar.gz miasm-4a6c2dbd7e515d72031b2b6b998faa62ac50faab.zip | |
Jitter: use mem read/write for memory breakpoint/automod
Diffstat (limited to 'miasm2/jitter/codegen.py')
| -rw-r--r-- | miasm2/jitter/codegen.py | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/miasm2/jitter/codegen.py b/miasm2/jitter/codegen.py index 068839e7..4f688896 100644 --- a/miasm2/jitter/codegen.py +++ b/miasm2/jitter/codegen.py @@ -89,6 +89,8 @@ class CGen(object): """ CODE_VM_EXCEPTION_POST_INSTR = r""" + check_memory_breakpoint(&((VmMngr*)jitcpu->pyvm)->vm_mngr); + check_invalid_code_blocs(&((VmMngr*)jitcpu->pyvm)->vm_mngr); if (VM_exception_flag) { %s = %s; BlockDst->address = DST_value; @@ -332,7 +334,7 @@ class CGen(object): out += (self.CODE_CPU_EXCEPTION_POST_INSTR % (self.C_PC, dst)).split('\n') if attrib.mem_read | attrib.mem_write: - out.append("reset_code_bloc_write(&((VmMngr*)jitcpu->pyvm)->vm_mngr);") + out.append("reset_memory_access(&((VmMngr*)jitcpu->pyvm)->vm_mngr);") return out |