about summary refs log tree commit diff stats
path: root/setup.py
diff options
context:
space:
mode:
authorFabrice Desclaux <fabrice.desclaux@cea.fr>2014-09-05 11:30:05 +0200
committerFabrice Desclaux <fabrice.desclaux@cea.fr>2014-09-05 11:30:05 +0200
commit6e09df71a333bf87cd68c2d08ad068a3e501462d (patch)
tree7d76e0626e61ef5a9f15c62358337674fb0095aa /setup.py
parente8d0fcf8d28d82a8f33138d044f335634ac3a30c (diff)
downloadmiasm-6e09df71a333bf87cd68c2d08ad068a3e501462d.tar.gz
miasm-6e09df71a333bf87cd68c2d08ad068a3e501462d.zip
Modify irbloc destination mecanism. Rework API in consequence.
Fat patch here: some API have changed.

Each irbloc now affects a special "IRDst" register which is used to
describe the destination irbloc. It allows simple description of
architectures using delay slots. Architectures semantic and tcc/python
jitter are modified in consequence. LLVM jitter is disabled for now,
but should be patch soon.
Diffstat (limited to 'setup.py')
-rwxr-xr-xsetup.py8
1 files changed, 8 insertions, 0 deletions
diff --git a/setup.py b/setup.py
index 05e247ec..86b2004b 100755
--- a/setup.py
+++ b/setup.py
@@ -25,18 +25,22 @@ def buil_all():
         Extension("miasm2.jitter.arch.JitCore_x86",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_x86.c"]),
         Extension("miasm2.jitter.arch.JitCore_arm",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_arm.c"]),
         Extension("miasm2.jitter.arch.JitCore_msp430",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_msp430.c"]),
         Extension("miasm2.jitter.arch.JitCore_mips32",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_mips32.c"]),
         Extension("miasm2.jitter.Jitllvm",
                   ["miasm2/jitter/Jitllvm.c"]),
@@ -46,18 +50,22 @@ def buil_all():
         Extension("miasm2.jitter.arch.JitCore_x86",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_x86.c"]),
         Extension("miasm2.jitter.arch.JitCore_arm",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_arm.c"]),
         Extension("miasm2.jitter.arch.JitCore_msp430",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_msp430.c"]),
         Extension("miasm2.jitter.arch.JitCore_mips32",
                   ["miasm2/jitter/vm_mngr.c",
                    "miasm2/jitter/vm_mngr_py.c",
+                   "miasm2/jitter/arch/JitCore.c",
                    "miasm2/jitter/arch/JitCore_mips32.c"]),
         Extension("miasm2.jitter.Jitllvm",
                   ["miasm2/jitter/Jitllvm.c"]),