diff options
| author | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2018-05-04 11:02:50 +0200 |
|---|---|---|
| committer | Fabrice Desclaux <fabrice.desclaux@cea.fr> | 2018-05-09 11:22:32 +0200 |
| commit | 3a8cce52ef8158890befd5c50fed1a53610efe2b (patch) | |
| tree | c783761d6bae80be882314de326a3ecf33457c22 /test/ir/ir2C.py | |
| parent | 8f5a42ae2b659f10bdf52adbd8e382e0784f74a1 (diff) | |
| download | miasm-3a8cce52ef8158890befd5c50fed1a53610efe2b.tar.gz miasm-3a8cce52ef8158890befd5c50fed1a53610efe2b.zip | |
Jitter: fix FPU C functions names
Diffstat (limited to '')
| -rwxr-xr-x | test/ir/ir2C.py | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/test/ir/ir2C.py b/test/ir/ir2C.py index a966938b..c84473c3 100755 --- a/test/ir/ir2C.py +++ b/test/ir/ir2C.py @@ -40,7 +40,7 @@ class TestIrIr2C(unittest.TestCase): self.translationTest( ExprOp('bsr', *args[:1]), r'x86_bsr(0x0, 0x20)') self.translationTest( - ExprOp('cpuid0', *args[:2]), r'cpuid0(0x0, 0x1)') + ExprOp('cpuid', *args[:2]), r'cpuid(0x0, 0x1)') self.translationTest( ExprOp('fcom0', *args[:2]), r'fcom0(0x0, 0x1)') self.translationTest( |