about summary refs log tree commit diff stats
path: root/example/expression/solve_condition_stp.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Example: move output .txt to .dotAjax2015-11-091-2/+2
|
* Example/Expr: reorganize importsAjax2015-11-061-6/+5
|
* Example/Expr: unused importAjax2015-11-061-1/+0
|
* Core/parse_asm: update parse_txt API useserpilliere2015-10-291-1/+1
|
* Parse_asm: generate asm_label on symbol parsingFabrice Desclaux2015-04-011-5/+6
| | | | | | | For an unknown symbol, instead of generating ExprId('toto'), it will generate ExprId(asm_label('toto')). As label is generated in the architecture, this label must be catched in the parse_asm module to be inserted in the current symbol_pool.
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-17/+20
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Miasm v2serpilliere2014-06-031-0/+245
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !