about summary refs log tree commit diff stats
path: root/example/test_jit_arm.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Example: Rename test_jit_* to jit_*Camille Mougey2015-01-231-31/+0
|
* Examples/JitARM: Remove unused import, add comment and refactorCamille Mougey2015-01-231-13/+11
|
* Examples: Update md5_arm locationCamille Mougey2015-01-231-1/+1
|
* Example: Remove unused loader.elf importsCamille Mougey2014-12-201-1/+0
|
* Jitter: update APIFabrice Desclaux2014-12-031-1/+1
|
* Reg test: add arm jit little/big endianFabrice Desclaux2014-10-091-1/+0
|
* Arch/jit: add endianess support jittersFabrice Desclaux2014-10-091-0/+1
|
* Sandbox: add arm archFabrice Desclaux2014-10-071-54/+18
|
* Remove vm_ prefix /!\ API MODIFFabrice Desclaux2014-10-071-2/+2
| | | | | | | The jitter cpu/vm modules used an unecessary vm_ prefix for various api. jitter.cpu.vm_get_gpreg() => jitter.cpu.get_gpreg() jitter.vm.vm_get_mem... => jitter.vm.get_mem...
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-0/+2
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Example: Update example to use machineCM2014-08-201-5/+4
|
* Test: Add LLVM jitter in md5_arm exampleajax2014-06-131-1/+1
|
* Miasm v2serpilliere2014-06-031-0/+69
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !