about summary refs log tree commit diff stats
path: root/miasm2/analysis/debugging.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Jitter: fix single stepFabrice Desclaux2015-11-151-2/+2
|
* In interactive use, allow C-like prefixes to choose the base of integersAymeric Vincent2015-10-271-20/+5
| | | | | | | Use Python's int(s, 0) to allow string "s" to specify its base where addresses and offsets can be supplied. This change makes the situation homogeneous among the various examples and interactive usage.
* Debugging: handle breakpoint stop with a proper stateCamille Mougey2015-10-191-2/+13
|
* Debugging: propagate status on breakpoint stopCamille Mougey2015-10-191-3/+5
|
* Jitter: get/set mem is now wrapped in cpuserpilliere2015-04-221-1/+3
| | | | | The get/set mem used during jit is wrapped by cpu. This allows cpu object to callback (or not, depending on arch) a cache update.
* PyLint: Import errors, pointless statements (`fds`), bad indentationCamille Mougey2015-02-181-1/+1
|
* PyLint: Debugging: Invalid nameCamille Mougey2015-02-161-6/+6
|
* Remove vm_ prefix /!\ API MODIFFabrice Desclaux2014-10-071-7/+7
| | | | | | | The jitter cpu/vm modules used an unecessary vm_ prefix for various api. jitter.cpu.vm_get_gpreg() => jitter.cpu.get_gpreg() jitter.vm.vm_get_mem... => jitter.vm.get_mem...
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-1/+1
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Debugging: fix watchmem second argajax2014-06-041-4/+5
|
* Miasm v2serpilliere2014-06-031-0/+479
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !