about summary refs log tree commit diff stats
path: root/miasm2/arch/arm/sem.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Armt: fix flags update in ITT blocksFabrice Desclaux2019-01-171-1/+38
|
* Rename idiv/imod into sdiv/smodFabrice Desclaux2019-01-151-1/+1
|
* ARM: add mnemonicsFabrice Desclaux2019-01-111-0/+20
|
* Armt: fix itt exprlocFabrice Desclaux2019-01-111-2/+2
|
* Armt: fix cbnzFabrice Desclaux2019-01-111-1/+1
|
* Fix typos & add codespellPierre LALET2018-12-231-2/+2
|
* Expression: replace arg by ptr in ExprMemFabrice Desclaux2018-10-121-1/+1
|
* Expresion: use ExprAssign instead of ExprAffFabrice Desclaux2018-10-011-192/+192
| | | | | | ExprAff stands for (in french) "Expression affectation" We will now use ExprAssign (for Expression Assignment) (instead of ExprAss)
* Merge pull request #852 from serpilliere/fix_lgtm_2Camille Mougey2018-09-281-10/+3
|\ | | | | Code cleaning: lgtm.com
| * Code cleaning: lgtm.comFabrice Desclaux2018-09-201-10/+3
| |
* | MSR and MRS exception have instruction names interchangedVikas Gupta2018-09-271-2/+2
|/
* Code cleaning: lgtm.comFabrice Desclaux2018-08-231-6/+0
|
* ARM: add msr/mrs for eflagFabrice Desclaux2018-08-061-0/+31
|
* ARM: Explicit flagsFabrice Desclaux2018-08-061-100/+245
|
* Support of ARM SVC in the Miasm VMAdrien Guinet2018-07-171-4/+5
|
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-6/+10
|
* IR: split ir/digraphFabrice Desclaux2018-07-051-1/+1
|
* Update symbol_pool's deprecated API -> LocationDBAjax2018-07-031-6/+6
|
* symbol_pool -> loc_dbAjax2018-07-031-14/+14
|
* Code cleaning: remove useless / commented codeAjax2018-06-211-3/+0
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-091-47/+47
|
* Expr: Add new word ExprLocFabrice Desclaux2018-06-081-20/+26
| | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here.
* ARM 'clz' op is actually 'cntleadzeros', replace itAjax2018-05-161-1/+1
|
* Arm: add armt jitterFabrice Desclaux2018-04-181-0/+113
|
* Arm/t2: Round ld/st pc relativeFabrice Desclaux2018-04-181-0/+3
|
* Arm: add some arm t2 instructionsFabrice Desclaux2018-04-181-123/+391
|
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-0/+4
|
* Remove the default size of ExprMem expressionsAjax2018-02-151-6/+6
|
* IR: Make IRBlock immutableFabrice Desclaux2017-05-241-16/+11
|
* Replace ExprInt[num](x) -> ExprInt(x, num)Ajax2017-03-301-44/+44
|
* All: rename vars bloc -> blockFabrice Desclaux2017-03-131-2/+2
|
* IR/ir: rename ir to IntermediateRepresentationFabrice Desclaux2017-03-131-7/+7
|
* IR/ir: rename irbloc to IRBlockFabrice Desclaux2017-03-131-2/+2
|
* Expr: Remove exprint_fromFabrice Desclaux2016-12-231-1/+1
|
* arm: Add sem support for smul and smulw instructionsWladimir J. van der Laan2016-11-131-0/+17
| | | | | Add support to convert all the smul[tb][tb] and smulw[tb] variants into expressions.
* ExprCompose: add new apiFabrice Desclaux2016-11-041-12/+8
| | | | | | | The ExprComposes uses directly its arguments sizes to guess the slices locations. Old api: ExprCompose([(a, 0, 32), (b, 32, 64)]) becomes: ExprCompose(a, b)
* Update int(XX.arg) -> int(XX)Ajax2016-09-161-4/+4
|
* Arm: fix bkptserpilliere2016-09-121-0/+9
|
* Arm: add clz/uxtabserpilliere2016-09-121-0/+13
|
* Arch/armt: add pld instructionFabrice Desclaux2016-06-051-0/+4
|
* Merge pull request #236 from dynm/learningserpilliere2015-10-231-1/+1
|\ | | | | Fix arm sem push instruction
| * Fix arm sem push instructionn1trox2015-10-231-1/+1
| |
* | Arch/arm: add rev mnemonic;Fabrice Desclaux2015-10-071-0/+10
|/
* Arm: fit testFabrice Desclaux2015-02-231-5/+5
|
* Arch: remove code which uses expression modificationsserpilliere2015-02-221-4/+5
|
* arm: Add umull,umlal,smull,smlal to semWladimir J. van der Laan2015-01-261-0/+35
|
* Arm: add instruction bfcFabrice Desclaux2015-01-121-0/+23
|
* Arm: Fix cf in logical mnemonicsFabrice Desclaux2014-12-111-7/+10
| | | | /!\ TODO: CF is invalid in case of rotation in second argument.
* Arch/jit: add endianess support jittersFabrice Desclaux2014-10-091-5/+17
|
* Arm: fix carry flag in sub operation; update reg testsFabrice Desclaux2014-10-061-16/+7
|