about summary refs log tree commit diff stats
path: root/miasm2/core/cpu.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Instructions: slots classFabrice Desclaux2016-01-151-0/+3
|
* Cpu: leave atomic mode on disasm ExceptionAjax2016-01-081-5/+5
|
* MnemoDis: enter atomic mode for a disasm boostAjax2016-01-081-0/+5
|
* Expression: fix apiFabrice Desclaux2015-10-291-3/+3
|
* cpu: raising an exception when label offset is NoneFlorent Monjalet2015-06-211-3/+2
| | | | This seems more helpful than setting the offset to 0 by default.
* Cpu: modify instructions' offset relative encodingFabrice Desclaux2015-04-011-6/+9
| | | | | | | | | | | | | | | | | | | The assembler will automatically use instruction len in offset computation In the following instruction: 0x10: EB 02 JMP 0x14 If we assemble this instruction, the requested instruction send to the assembler engine will be: JMP +0x4 And will be encoded to: EB 02 Previously, the assembly of: JMP +0x4 was: EB 04
* Clean get_asm_offsetFabrice Desclaux2015-04-011-2/+2
|
* Asmbloc: updt apiFabrice Desclaux2015-04-011-4/+6
|
* Remove lazy logging patternAjax2015-03-301-11/+10
|
* CPU: fix binary output for instruction with prefixserpilliere2015-03-141-2/+2
|
* Core: General PyLintingCamille Mougey2015-02-181-1/+3
|
* Core/CPU: Pylint pass, remove commented code (SCM or log.debug should be used)Camille Mougey2015-02-181-306/+105
|
* PyLint: Unreachable codeCamille Mougey2015-02-161-1/+1
|
* PyLint: remove 'unnecessary-lambda'Camille Mougey2015-02-161-1/+1
|
* PyLint: Remove relative importsCamille Mougey2015-02-161-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | miasm2/jitter/jitload.py:17: [W0403(relative-import), ] Relative import 'jitcore_tcc', should be 'miasm2.jitter.jitcore_tcc' miasm2/jitter/jitload.py:22: [W0403(relative-import), ] Relative import 'jitcore_llvm', should be 'miasm2.jitter.jitcore_llvm' miasm2/jitter/jitload.py:27: [W0403(relative-import), ] Relative import 'jitcore_python', should be 'miasm2.jitter.jitcore_python' miasm2/jitter/jitcore.py:20: [W0403(relative-import), ] Relative import 'csts', should be 'miasm2.jitter.csts' miasm2/jitter/jitcore_tcc.py:7: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/jitcore_llvm.py:4: [W0403(relative-import), ] Relative import 'llvmconvert', should be 'miasm2.jitter.llvmconvert' miasm2/jitter/jitcore_llvm.py:5: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/loader/elf.py:7: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.jitter.loader.utils' miasm2/core/cpu.py:11: [W0403(relative-import), ] Relative import 'bin_stream', should be 'miasm2.core.bin_stream' miasm2/core/cpu.py:12: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.core.utils' miasm2/arch/sh4/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.sh4.regs' miasm2/arch/msp430/sem.py:8: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.msp430.arch' miasm2/arch/arm/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.arm.arch' miasm2/arch/x86/sem.py:26: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/disasm.py:3: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.x86.arch' miasm2/arch/mips32/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.mips32.arch'
* CPU: update api to handle IOError during disasmFabrice Desclaux2015-02-111-3/+5
|
* core/cpu: move bs8Fabrice Desclaux2014-09-111-0/+9
|
* Core: getbits use arch attrib (and can swap bytes); getbytes simply return bytesserpilliere2014-08-211-8/+8
|
* Add mips32 archserpilliere2014-08-061-0/+17
|
* cpu/arch: arg2str moved in instruction classserpilliere2014-08-051-45/+7
|
* Arch: remove debug outputserpilliere2014-07-101-2/+1
|
* Core/parse: allow the use of labels in data declarationserpilliere2014-07-091-0/+8
| | | | | | | Ex: toto: .long main - toto .long main ^ toto + 2
* Core: $ symbol can be customized for relative offset tricksserpilliere2014-07-031-2/+4
| | | | | | | For exemple, in arm: LDR R1, [PC, label-$] Here, $ will be replaced by label - (offset + 8) So R1 will be loaded by dword at address label
* cpu: continue remove some lambda (to allow pickling)serpilliere2014-06-251-2/+0
|
* Cpu: remove unsused var; dis/fromstring default attrib is noneserpilliere2014-06-251-9/+9
|
* Cpu: bs_mod_name accept dictserpilliere2014-06-241-1/+7
|
* Miasm v2serpilliere2014-06-031-0/+1804
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !