about summary refs log tree commit diff stats
path: root/miasm2/jitter/jitcore.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Rename miasm2 to miasmFabrice Desclaux2019-03-051-309/+0
|
* Support python2/python3Fabrice Desclaux2019-03-051-8/+15
|
* JitCore: remove unused codeAjax2019-01-151-11/+1
|
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-2/+2
|
* Update symbol_pool's deprecated API -> LocationDBAjax2018-07-031-5/+5
|
* symbol_pool -> loc_dbAjax2018-07-031-7/+7
|
* Jitcore: run_at actually takes a list of stop_offset, instead of aAjax2018-06-221-4/+11
| | | | "breakpoints" specificity
* Jitcore: remove useless strucs and rename for more meaningful namesAjax2018-06-221-54/+51
|
* Jitters: use loc_key instead of names or offset for basic block labelingAjax2018-06-221-0/+3
|
* Jitter: deprecate jit.disasm_cbAjax2018-06-211-3/+11
|
* Jitter: label to_stringFabrice Desclaux2018-06-101-1/+1
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-091-19/+25
|
* Jitter: fix bad block managementFabrice Desclaux2018-05-171-17/+25
|
* Asmblock: fix dis_block_callbackFabrice Desclaux2018-02-021-2/+2
|
* Asmblock: remove disasm engine job_done attributeFabrice Desclaux2017-07-271-2/+0
| | | | | | | | | | | WARNING: disasmEngine behaviour modification Before patch: job_done containted the already disassembled addresses. If the user disassembled twice the same addresse, the engine will return empty object on the second call. After patch: If the user disassemble twice the same addresse, the engine will return result of the disassembling in both cases.
* Add arch-desc in hash, avoiding multi-arch collisionAjax2017-07-211-4/+6
| | | | Example: a single PUSH in x86-32 / x86-64
* Jit: merge duplicate hash codeAjax2017-07-211-0/+14
|
* Asmblock: rename blocFabrice Desclaux2017-07-071-1/+1
|
* IR: rename add_blocFabrice Desclaux2017-07-071-1/+1
|
* Core/asmbloc: move asmbloc to asmblockFabrice Desclaux2017-03-131-10/+10
|
* Asmbloc: rename asm_label to AsmLabelFabrice Desclaux2017-03-131-2/+2
|
* Asmbloc: rename asm_block_bad to AsmBlockBadFabrice Desclaux2017-03-131-1/+1
|
* All: rename vars bloc -> blockFabrice Desclaux2017-03-131-61/+60
|
* IR: rename blocs to blocksFabrice Desclaux2017-03-131-7/+7
|
* Remove useless jit_call wrapperAjax2017-01-051-12/+2
|
* Jitter: avoid getting all gpregs, just for one valueAjax2017-01-051-1/+1
|
* Jitter: remove useless VmMngr argumentAjax2017-01-051-5/+4
|
* Jitter: Add max exec per jit call optionFabrice Desclaux2016-11-101-2/+4
|
* Jitter: Use mem access for automodFabrice Desclaux2016-08-311-6/+13
|
* Jitter: fix automod resetFabrice Desclaux2016-08-301-0/+1
|
* Jitter: use mem read/write for memory breakpoint/automodFabrice Desclaux2016-08-301-2/+1
|
* Jitter: gen bad block on bad disasmFabrice Desclaux2016-08-301-1/+2
|
* Jitter: automod callback CFabrice Desclaux2016-08-301-6/+3
|
* Jitter: code generator reworkFabrice Desclaux2016-08-301-4/+5
|
* JitCore: update disbloc signature (and docstring)Ajax2016-03-231-3/+6
|
* JitCore: use the disasmEngine instead f a direct call to dis_bloc internalsAjax2016-03-231-13/+15
|
* Fix Jitload `load` signature in abstract methodAjax2016-03-231-3/+2
|
* AsmBloc: c_bad is now an asm_block_bad (edge -> node)Ajax2016-01-151-11/+12
| | | | | | /!\ Modify the API of dis_bloc, which now return an asm_bloc instead of creating one (in Miasm, this block was always created jsut before calling dis_bloc)
* Jitter: add reset jitter blocksFabrice Desclaux2015-11-151-0/+6
|
* JitcoreTCC: VmMngr argument is uselessCamille Mougey2015-10-231-3/+1
|
* BoundedDict: access to the internal dict via propertyCamille Mougey2015-10-231-1/+1
| | | | | There is no performance loss (on a 3 minutes execution sample) due to the additionnal function call.
* JitcorePython: adapt with new jit_call APICamille Mougey2015-10-231-0/+1
|
* JitTCC: loop in C while future basic blocks are knownCamille Mougey2015-10-231-6/+5
|
* Jitter: Factorize common cpu attributes in JitCpu; Update APIs in consequenceserpilliere2015-04-221-6/+4
|
* Jitter: get/set mem is now wrapped in cpuserpilliere2015-04-221-3/+8
| | | | | The get/set mem used during jit is wrapped by cpu. This allows cpu object to callback (or not, depending on arch) a cache update.
* Jitcore: BounderDict upper bound is now a class attributeCamille Mougey2015-02-231-1/+2
|
* JitCore: Jitcore is an abstract classCamille Mougey2015-02-231-2/+2
|
* JitCore: Jitted blocks are now a BoundedDict with a possible callbackCamille Mougey2015-02-231-1/+5
|
* PyLint: Remove relative importsCamille Mougey2015-02-161-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | miasm2/jitter/jitload.py:17: [W0403(relative-import), ] Relative import 'jitcore_tcc', should be 'miasm2.jitter.jitcore_tcc' miasm2/jitter/jitload.py:22: [W0403(relative-import), ] Relative import 'jitcore_llvm', should be 'miasm2.jitter.jitcore_llvm' miasm2/jitter/jitload.py:27: [W0403(relative-import), ] Relative import 'jitcore_python', should be 'miasm2.jitter.jitcore_python' miasm2/jitter/jitcore.py:20: [W0403(relative-import), ] Relative import 'csts', should be 'miasm2.jitter.csts' miasm2/jitter/jitcore_tcc.py:7: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/jitcore_llvm.py:4: [W0403(relative-import), ] Relative import 'llvmconvert', should be 'miasm2.jitter.llvmconvert' miasm2/jitter/jitcore_llvm.py:5: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/loader/elf.py:7: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.jitter.loader.utils' miasm2/core/cpu.py:11: [W0403(relative-import), ] Relative import 'bin_stream', should be 'miasm2.core.bin_stream' miasm2/core/cpu.py:12: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.core.utils' miasm2/arch/sh4/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.sh4.regs' miasm2/arch/msp430/sem.py:8: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.msp430.arch' miasm2/arch/arm/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.arm.arch' miasm2/arch/x86/sem.py:26: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/disasm.py:3: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.x86.arch' miasm2/arch/mips32/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.mips32.arch'
* Core/ASMBloc: `dis_bloc`'s `patch_instr_symb` was no more usedCamille Mougey2015-01-261-2/+1
|