index
:
miasm
this commit
ck/x86-blsi
develop
master
ta/arm64-ldsmaxb
ta/nix
ta/x86-adcx
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
miasm2
/
jitter
/
jitcore_python.py
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
Jitter: Factorize common cpu attributes in JitCpu; Update APIs in consequence
serpilliere
2015-04-22
1
-2
/
+0
*
Jitter: get/set mem is now wrapped in cpu
serpilliere
2015-04-22
1
-2
/
+3
*
Remove vm_ prefix /!\ API MODIF
Fabrice Desclaux
2014-10-07
1
-5
/
+5
*
JitCore Python: Handle log_regs, log_mn
ajax
2014-09-26
1
-0
/
+9
*
jitcore_python: fix reg init
Fabrice Desclaux
2014-09-05
1
-2
/
+2
*
Modify irbloc destination mecanism. Rework API in consequence.
Fabrice Desclaux
2014-09-05
1
-7
/
+8
*
Jitter Python: check all memory exceptions only on new instruction (in assembly)
ajax
2014-06-16
1
-5
/
+13
*
Jitter Python: Init without alias (fix CPU update bug), manage memory exceptions
ajax
2014-06-16
1
-1
/
+13
*
Jitter Python: Reorganize the Jit function builder
ajax
2014-06-16
1
-19
/
+48
*
Jit python: handle jump to ExprId (asm_label)
serpilliere
2014-06-16
1
-2
/
+5
*
Jitter: Add basic write handling in Python Jitter
ajax
2014-06-14
1
-1
/
+39
*
Jitter: Add PoC jitter engine based on Miasm2 Symbolic execution engine
ajax
2014-06-14
1
-0
/
+100