about summary refs log tree commit diff stats
path: root/miasm2/jitter/jitcore_python.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Rename miasm2 to miasmFabrice Desclaux2019-03-051-219/+0
|
* Support python2/python3Fabrice Desclaux2019-03-051-2/+4
|
* JitCore_Python: rewrite to be match llvm & gcc behaviorAjax2019-01-151-69/+140
|
* Jitter/python: use correct dump gpregsFabrice Desclaux2019-01-141-1/+1
|
* Code cleaning: lgtm.comFabrice Desclaux2018-08-231-2/+1
|
* Symbexec: Use simplifier with high level in symbexecFabrice Desclaux2018-08-061-4/+3
|
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-3/+6
|
* Update symbol_pool's deprecated API -> LocationDBAjax2018-07-031-1/+1
|
* symbol_pool -> loc_dbAjax2018-07-031-1/+1
|
* Jitcore: run_at actually takes a list of stop_offset, instead of aAjax2018-06-221-1/+1
| | | | "breakpoints" specificity
* Jitcore: remove useless strucs and rename for more meaningful namesAjax2018-06-221-7/+7
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-091-16/+15
|
* Expr: Add new word ExprLocFabrice Desclaux2018-06-081-4/+8
| | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here.
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-1/+1
|
* IRBlock: irblock iterates on its assignblksFabrice Desclaux2018-02-091-1/+1
|
* IRBlock: replace irs by assignblksFabrice Desclaux2018-02-091-1/+1
|
* IRBlock: move lines in AssignBlockFabrice Desclaux2017-04-201-9/+9
|
* All: rename vars bloc -> blockFabrice Desclaux2017-03-131-8/+8
|
* JitCorePython: avoid dirty hack for symbexec modificationAjax2017-02-061-2/+4
|
* Remove useless jit_call wrapperAjax2017-01-051-2/+3
|
* Jitter: remove useless VmMngr argumentAjax2017-01-051-5/+5
|
* Handle CPU exception in Jitcore PythonAjax2016-09-011-6/+7
| | | | | This patch may affect performance, but this jitter is already slow (compared to others) and without it, the emulation is not correct
* Use a local expr_simp, instead of activating simps on global expr_simpAjax2016-09-011-3/+7
|
* Jitter: fix python jitFabrice Desclaux2016-08-311-4/+17
|
* Python jitter: enable segmentation supportAjax2016-04-261-0/+1
|
* JitCore_Python: use for ... else ... constructionAjax2016-02-161-7/+4
|
* Extract EmulatedSymbExec from JitCore_PythonAjax2016-02-161-84/+11
|
* JitterPython: init registers with 0 instead of symbolAjax2015-11-171-4/+2
|
* Symbexec: func_write callback doesn't need anymore last argAjax2015-11-171-3/+2
| | | | It was used as a destination cache
* Expression: fix apiFabrice Desclaux2015-10-291-4/+4
|
* JitcorePython: adapt with new jit_call APICamille Mougey2015-10-231-1/+1
|
* Jitter: Factorize common cpu attributes in JitCpu; Update APIs in consequenceserpilliere2015-04-221-2/+0
|
* Jitter: get/set mem is now wrapped in cpuserpilliere2015-04-221-2/+3
| | | | | The get/set mem used during jit is wrapped by cpu. This allows cpu object to callback (or not, depending on arch) a cache update.
* Remove vm_ prefix /!\ API MODIFFabrice Desclaux2014-10-071-5/+5
| | | | | | | The jitter cpu/vm modules used an unecessary vm_ prefix for various api. jitter.cpu.vm_get_gpreg() => jitter.cpu.get_gpreg() jitter.vm.vm_get_mem... => jitter.vm.get_mem...
* JitCore Python: Handle log_regs, log_mnajax2014-09-261-0/+9
|
* jitcore_python: fix reg initFabrice Desclaux2014-09-051-2/+2
|
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-7/+8
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Jitter Python: check all memory exceptions only on new instruction (in assembly)ajax2014-06-161-5/+13
|
* Jitter Python: Init without alias (fix CPU update bug), manage memory exceptionsajax2014-06-161-1/+13
|
* Jitter Python: Reorganize the Jit function builderajax2014-06-161-19/+48
| | | | | - Rewrite updates (engine and JitCpu) in subfunctions - Explode eval block in an eval_ir loop to gain more control
* Jit python: handle jump to ExprId (asm_label)serpilliere2014-06-161-2/+5
|
* Jitter: Add basic write handling in Python Jitterajax2014-06-141-1/+39
|
* Jitter: Add PoC jitter engine based on Miasm2 Symbolic execution engineajax2014-06-141-0/+100
This way, we hope to: - make symbexec more reliable - provide a full Python based Jitter (but *very* slow) Currently, memory writes, self-modiying code and exceptions aren't handled