about summary refs log tree commit diff stats
path: root/miasm2/jitter/jitcore_tcc.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Remove TCC jitter engineAjax2018-05-161-104/+0
|
* append b to the opens mode ; Python on Windows makes a distinction between ↵w4kfu2018-01-161-1/+1
| | | | text and binary files
* remove #! command line on files not supposed to be run at top levelAymeric Vincent2017-01-051-1/+0
|
* Merge common code into Jitcore_Cc_BaseAjax2016-09-021-99/+15
|
* Move Jitcore specifics code into respective classesAjax2016-09-021-32/+28
|
* Remove useless codeAjax2016-09-021-15/+0
|
* Jitter: code generator reworkFabrice Desclaux2016-08-301-9/+10
|
* Jitter: autopepFabrice Desclaux2016-05-101-3/+5
|
* Jitter: cache on blocFabrice Desclaux2016-05-101-14/+61
|
* JitTCC: loop in C while future basic blocks are knownCamille Mougey2015-10-231-1/+1
|
* Use path relative to miasm2 rather than local dir for JittccAymeric Vincent2015-10-221-4/+4
| | | | | While there, make all imports in that file homogeneous. Thanks to @commial for his comments.
* Jitter: Factorize common cpu attributes in JitCpu; Update APIs in consequenceserpilliere2015-04-221-2/+3
|
* Jitter: split VmMngr from JitCpuserpilliere2015-03-101-0/+1
|
* JitCore_TCC: Use a callback to free TCCState on Jitted block deletionCamille Mougey2015-02-231-4/+10
|
* PyLint: Remove relative importsCamille Mougey2015-02-161-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | miasm2/jitter/jitload.py:17: [W0403(relative-import), ] Relative import 'jitcore_tcc', should be 'miasm2.jitter.jitcore_tcc' miasm2/jitter/jitload.py:22: [W0403(relative-import), ] Relative import 'jitcore_llvm', should be 'miasm2.jitter.jitcore_llvm' miasm2/jitter/jitload.py:27: [W0403(relative-import), ] Relative import 'jitcore_python', should be 'miasm2.jitter.jitcore_python' miasm2/jitter/jitcore.py:20: [W0403(relative-import), ] Relative import 'csts', should be 'miasm2.jitter.csts' miasm2/jitter/jitcore_tcc.py:7: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/jitcore_llvm.py:4: [W0403(relative-import), ] Relative import 'llvmconvert', should be 'miasm2.jitter.llvmconvert' miasm2/jitter/jitcore_llvm.py:5: [W0403(relative-import), ] Relative import 'jitcore', should be 'miasm2.jitter.jitcore' miasm2/jitter/loader/elf.py:7: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.jitter.loader.utils' miasm2/core/cpu.py:11: [W0403(relative-import), ] Relative import 'bin_stream', should be 'miasm2.core.bin_stream' miasm2/core/cpu.py:12: [W0403(relative-import), ] Relative import 'utils', should be 'miasm2.core.utils' miasm2/arch/sh4/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.sh4.regs' miasm2/arch/msp430/sem.py:8: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.msp430.regs' miasm2/arch/msp430/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.msp430.arch' miasm2/arch/arm/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.arm.regs' miasm2/arch/arm/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.arm.arch' miasm2/arch/x86/sem.py:26: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:9: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.x86.regs' miasm2/arch/x86/disasm.py:3: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.x86.arch' miasm2/arch/mips32/arch.py:10: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/arch.py:11: [W0403(relative-import), ] Relative import 'regs', should be 'miasm2.arch.mips32.regs' miasm2/arch/mips32/disasm.py:2: [W0403(relative-import), ] Relative import 'arch', should be 'miasm2.arch.mips32.arch'
* Jittcc: fix tcc return struct bug; fix missing irbloc ret testserpilliere2014-09-051-1/+1
|
* jitcore_tcc: disable logFabrice Desclaux2014-09-051-1/+1
|
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-14/+13
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* jittcc: free tcc_states on jit delserpilliere2014-08-261-2/+5
|
* jittcc: free pointersserpilliere2014-08-251-0/+3
|
* Jitter: merge jitcoreARCH and vm_mngrserpilliere2014-08-221-1/+0
|
* Miasm v2serpilliere2014-06-031-0/+146
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !